1996 Index
IEEE Transactions on Computers
Vol. 45

This index covers all technical items - papers, correspondence, reviews, etc. - that appeared in this periodical during 1996, and items from previous years that were commented upon or corrected in 1996.

The Author Index contains the primary entry for each item, listed under the first author's name, and cross-references from all coauthors. The Subject Index contains several entries for each item under appropriate subject headings, and subject cross-references.

It is always necessary to refer to the primary entry in the Author Index for the exact title, coauthors, and comments/corrections.

AUTHOR INDEX

A

Abraham, J.A., *see* Nair, V.S.S., *T-C Apr 96* 499-503
Agrawal, D.P., *see* Kumar, A., *T-C Jun 96* 746-752
Agrawal, D.P., *see* Park, H., *T-C Nov 96* 1272-1281
Akl, S.G., *see* Fragopoulou, P., *T-C Feb 96* 174-185
Akyildiz, L.F., *see* Lalgudi, H., *T-C Aug 96* 980-984
Al-Mouhamed, M.A., and S.S. Seiden. Minimization of memory and network contention for accessing arbitrary data patterns in SIMD systems; *T-C Jun 96* 757-762
Antelo, E., J.D. Bruguera, and E.L. Zapata. Unified mixed radix 2-4 redundant CORDIC processor; *T-C Sep 96* 1068-1073
Archibald, J., *see* Grimsrud, K., *T-C Nov 96* 1319-1326
Assaad, F.T., *see* Dutt, S., *T-C Apr 96* 408-424
Atar, Y., J. Naor, and R. Rom. Routing strategies for fast networks; *T-C Feb 96* 165-173
Ayoubi, R.A., Q.M. Malluhi, and M.A. Bayoumi. The extended cube connected cycles: an efficient interconnection for massively parallel systems; *T-C May 96* 609-614
Azadmanesh, M.H., and R.M. Kieckhafer. New hybrid fault models for asynchronous approximate agreement; *T-C Apr 96* 439-449

B

Bagherzadeh, N., M. Dowd, and N. Nassif. Embedding an arbitrary binary tree into the star graph; *T-C Apr 96* 475-481
Banatre, M., A. Gefflaut, P. Joubert, C. Morin, and P.A. Lee. An architecture for tolerating processor failures in shared-memory multiprocessors; *T-C Oct 96* 1101-1115
Banerjee, P., *see* Chowdhury, A.-R., *T-C Feb 96* 238-243
Banerjee, P., *see* Roy-Chowdhury, A., *T-C Apr 96* 394-407
Banerjee, P., *see* Nair, V.S.S., *T-C Apr 96* 499-503
Banerjee, P., *see* Roy-Chowdhury, A., *T-C Nov 96* 1239-1247
Bang Choi Sang, *see* Sang Bang Choi, *T-C May 96* 540-551
Bayoumi, M.A., *see* Ayoubi, R.A., *T-C May 96* 609-614
Becker, B., *see* Drechsler, R., *T-C Nov 96* 1294-1299
Bellas, N., *see* Roy-Chowdhury, A., *T-C Apr 96* 394-407
Benaissa, M., *see* Fenn, S.T.J., *T-C Mar 96* 319-327
Bernard, E.G. Efficient fault location for globally controlled and comparison-based multistage interconnection networks; *T-C Dec 96* 1420-1425
Bertels, K., *see* Vassiliadis, S., *T-C Sep 96* 1062-1067
Bertsekas, D.P., *see* Varvarigos, E.A., *T-C Jun 96* 693-703
Bettayeb, S., Bin Cong, M. Girou, and I.H. Sudborough. Embedding star networks into hypercubes; *T-C Feb 96* 186-194
Bhatt, S.N., G. Bilardi, G. Pucci, A. Ranade, A.L. Rosenberg, and E.J. Schwabe. On bufferless routing of variable length messages in leveled networks; *T-C Jun 96* 714-729
Bhuyan, L.N., *see* Chao Feng, *T-C Oct 96* 1157-1170
Bilardi, G., *see* Bhatt, S.N., *T-C Jun 96* 714-729
Bin Cong, *see* Bettayeb, S., *T-C Feb 96* 186-194
Bin Wei Comments on "a multiaccess frame buffer architecture"; *T-C Jul 96* 862
Blanton, R.D., and J.P. Hayes. Testability of convergent tree circuits; *T-C Aug 96* 950-963
Blaum, M., *see* Bhatt, S.N., *T-C May 96* 607-608
Blum, M., and H. Wasserman. Reflections on the Pentium division bug; *T-C Apr 96* 385-393
Bokhari, S.H. Multiphase complete exchange: a theoretical analysis; *T-C Feb 96* 220-229
Bollig, B., and I. Wegener. Improving the variable ordering of OBDDs is NP-complete; *T-C Sep 96* 993-1002
Bowen, N.S., and D.K. Pradhan. The effect of program behavior on fault observability; *T-C Aug 96* 868-880
Brasileiro, F.V., P.D. Ezhilchelvan, S.K. Shrivastava, N.A. Speirs, and S. Tao. Implementing fail-silent nodes for distributed systems; *T-C Nov 96* 1226-1238
Bruguera, J.D., *see* Antelo, E., *T-C Sep 96* 1068-1073
Bui Thang Nguyen, *see* Thang Nguyen Bui, *T-C Jul 96* 841-855
Byung Ro Moon, *see* Thang Nguyen Bui, *T-C Jul 96* 841-855

C

Cantoni, A., *see* Walker, J., *T-C Nov 96* 1308-1311
Cattell, K., and J.C. Muzio. Analysis of one-dimensional linear hybrid cellular automata over GF(q); *T-C Jul 96* 782-792
Cha, H., E.M. Rudnick, J.H. Patel, R.K. Iyer, and G.S. Choi. A gate-level simulation environment for alpha-particle-induced transient faults; *T-C Nov 96* 1248-1256
Chakraborty, S., D. Roy Chowdhury, and P. Pal Chaudhuri. Theory and application of nongroup cellular automata for synthesis of easily testable finite state machines; *T-C Jul 96* 769-781
Chakravarty, S. Synthesis of delay fault testability circuits; *T-C Aug 96* 985-991
Chakravarty, S., and P.J. Thadikaran. Simulation and generation of IDDQ tests for bridging faults in combinational circuits; *T-C Oct 96* 1131-1140
Chan, C.F., *see* Choy, O.C.-S., *T-C Jan 96* 88-96
Chan, R., *see* Choy, O.C.-S., *T-C Jan 96* 88-96
Chang, J.M., and E.F. Gehringer. A high performance memory allocator for object-oriented systems; *T-C Mar 96* 357-366
Chang Meng-Chou, *see* Meng-Chou Chang, *T-C Mar 96* 278-293
Chang Ming-Feng, *see* Weiping Shi, *T-C Oct 96* 1200-1203
Chang Yi-Chieh, *see* Yi-Chieh Chang, *T-C Oct 96* 1203-1211
Chan Lap-Kong, *see* Choy, O.C.-S., *T-C Jan 96* 88-96
Chansu Yu, *see* Mohapatra, P., *T-C May 96* 600-606
Chao Feng, L.N. Bhuyan, and F. Lombardi. Adaptive system-level diagnosis for hypercube multiprocessors; *T-C Oct 96* 1157-1170
Chao-Ju Hou, and K.G. Shin. Determination of an optimal retry time in multiple-module computing systems; *T-C Mar 96* 374-379
Chao-Ju Hou, *see* Ching-Chih Han, *T-C Jul 96* 814-826
Chattopadhyay, S., S. Roy, and P.P. Chaudhuri. Synthesis of highly testable fixed-polarity AND-XOR canonical networks-A genetic algorithm-based approach; *T-C Apr 96* 487-490
Chattopadhyay, S., *see* Sasidhar, K., *T-C Sep 96* 1003-1016
Chaudhuri, P.P., *see* Chattopadhyay, S., *T-C Apr 96* 487-490
Chaudhuri, P.P., *see* Sasidhar, K., *T-C Sep 96* 1003-1016
Chen, C.L., and B.W. Curran. Switching codes for delta-I noise reduction; *T-C Sep 96* 1017-1021
Chen, H.-C., *see* Cheng, K.-T., *T-C Dec 96* 1379-1392
Chen, P.M., *see* Jacob, B.L., *T-C Oct 96* 1180-1194
Chen Chih-Ang, *see* Chih-Ang Chen, *T-C Mar 96* 257-269
Chen Chung-Ho, *see* Chung-Ho Chen, *T-C Oct 96* 1089-1100
Cheng, K.-T., A. Krstic, and H.-C. Chen. Generation of high quality tests for robustly untestable path delay faults; *T-C Dec 96* 1379-1392
Cheng Wang-Jiunn, *see* Wang-Jiunn Cheng, *T-C May 96* 630-636
Chen Shenze, *see* Shenze Chen, *T-C Oct 96* 1116-1130
Chen Wen-Tsuen, *see* Wang-Jiunn Cheng, *T-C May 96* 630-636
Chen Zhigang, *see* Weijia Shang, *T-C Jul 96* 827-840
Chern, H.H.M., *see* Hu, Y.H., *T-C Dec 96* 1370-1378
Chien-Chung Tsai, and M. Marek-Sadowska. Generalized Reed-Muller forms as a tool to detect symmetries; *T-C Jan 96* 33-40
Chien-Chun Su, and K.G. Shin. Adaptive fault-tolerant deadlock-free routing in meshes and hypercubes; *T-C Jun 96* 666-683
Chih-Ang Chen, and S.K. Gupta. BIST test pattern generators for two-pattern testing-theory and design algorithms; *T-C Mar 96* 257-269
Ching-Chih Han, Kwei-Jay Lin, and Chao-Ju Hou. Distance-constrained scheduling and its applications to real-time systems; *T-C Jul 96* 814-826
Ching-Nung Yang, *see* Chi-Sung Laih, *T-C Jan 96* 103-108
Chi-Sung Laih, and Ching-Nung Yang. On the analysis and design of group theoretical t-syEC/AUED codes; *T-C Jan 96* 103-108
Chiu Ge-Ming, *see* Ge-Ming Chiu, *T-C Feb 96* 143-155
Choi, G.S., *see* Cha, H., *T-C Nov 96* 1248-1256

Choi Sang Bang, *see* Sang Bang Choi, *T-C May 96* 540-551
Chowdhury, A.-R., and P. Banerjee. A new error analysis based method for tolerance computation for algorithm-based checks; *T-C Feb 96* 238-243
Choy, O.C.-S., Lap-Kong Chan, R. Chan, and C.F. Chan. Test generation with dynamic probe points in high observability testing environment; *T-C Jan 96* 88-96
Chung-Ho Chen, and A.K. Somani. Architecture technique trade-offs using mean memory delay time; *T-C Oct 96* 1089-1100
Chung-Len Lee, and Meng-Lieh Sheu. A multiple-sequence generator based on inverted nonlinear autonomous machines; *T-C Sep 96* 1079-1083
Ciminiera, L., and P. Montuschi. Carry-save multiplication schemes without final addition; *T-C Sep 96* 1050-1055
Cong Bin, *see* Bettayeb, S., *T-C Feb 96* 186-194
Contofana, S., *see* Vassilladis, S., *T-C Sep 96* 1062-1067
Corinthios, M.J. A weighted Z spectrum, parallel algorithm, and processors for mathematical model estimation; *T-C May 96* 513-528
Curran, B.W., *see* Chen, C.L., *T-C Sep 96* 1017-1021

D

Dadda, L., and V. Piuri. Pipelined adders; *T-C Mar 96* 348-356
Dagless, E.L., *see* Wrzyszcz, A., *T-C Dec 96* 1345-1355
Daniel, S.W., *see* Shin, K.G., *T-C Jun 96* 684-692
Dao, B.V., *see* Gaughan, P.T., *T-C Jun 96* 651-665
Das, C.R., *see* Mohapatra, P., *T-C May 96* 600-606
Dawid, H., and H. Meyr. The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations; *T-C Mar 96* 307-318
De Gloria, A., and M. Olivieri. Statistical carry lookahead adders; *T-C Mar 96* 340-347
Delgado-Frias, J.G., *see* Ming Zhang, *T-C Sep 96* 1045-1049
Deng Weian, *see* Suresh Rai, *T-C Jan 96* 115-121
de St. Croix, E.V., *see* Oommen, B.J., *T-C Feb 96* 195-208
Dey, J.K., J. Kurose, and D. Towsley. On-line scheduling policies for a class of IRIS (increasing reward with increasing service) real-time tasks; *T-C Jul 96* 802-813
Dietrich, P., and R.R. Rao. Request resubmission in a blocking, circuit-switched, interconnection network; *T-C Nov 96* 1282-1293
Ding-Zhu Du, *see* Jun Gu, *T-C Feb 96* 209-219
Dowd, M., *see* Bagherzadeh, N., *T-C Apr 96* 475-481
Drechsler, R., M. Theobald, and B. Becker. Fast OFDD-based minimization of fixed polarity Reed-Muller expressions; *T-C Nov 96* 1294-1299
Du, D.-Z., D. F. Hsu, and Y.-D. Lyuu. Corrigendum to "Line digraph iterations and connectivity analysis of de Bruijn and Kautz graphs" (May 93 612-616); *T-C Jul 96* 863
Du Ding-Zhu, *see* Jun Gu, *T-C Feb 96* 209-219
Dutt, S., and F.T. Assaad. Mantissa-preserving operations and robust algorithm based fault tolerance for matrix computations; *T-C Apr 96* 408-424

E

El-Amawy, A., *see* Kulasinghe, P., *T-C Aug 96* 964-969
Ezhilchelvan, P.D., *see* Brasileiro, F.V., *T-C Nov 96* 1226-1238

F

Feipei Lai, *see* Meng-Chou Chang, *T-C Mar 96* 278-293
Felperin, S., P. Raghavan, and E. Upfal. A theory of wormhole routing in parallel computers; *T-C Jun 96* 704-713
Feng Chao, *see* Chao Feng, *T-C Oct 96* 1157-1170
Feng Guiliang, *see* Sihai Xiao, *T-C Apr 96* 508-511
Fenn, S.T.J., M. Benaissa, and D. Taylor. $GF(2^m)$ multiplication and division over the dual basis; *T-C Mar 96* 319-327
Ferguson, F.J., *see* Schlag, M., *T-C Jun 96* 741-746
Flol, M.A., *see* Padro, C., *T-C Jun 96* 768
Flynn, M.J., *see* Schwarz, E.M., *T-C Dec 96* 1356-1369
Fragopoulou, P., and S.G. Akl. Edge-disjoint spanning trees on the star network with applications to fault tolerance; *T-C Feb 96* 174-185
Franklin, M., and G.S. Sohi. ARB: a hardware mechanism for dynamic reordering of memory references; *T-C May 96* 552-571
Frost, R., *see* Grimsrud, K., *T-C Nov 96* 1319-1326
Fuchs, W.K., *see* Weiping Shi, *T-C Oct 96* 1200-1203
Fujita, S., and M. Yamashita. Fast gossiping on mesh-bus computers; *T-C Nov 96* 1326-1330
Fujiwara, E., *see* Jien-Chung Lo, *T-C Apr 96* 450-460

G

Gaughan, P.T., B.V. Dao, S. Yalamanchili, and D.E. Schimmel. Distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks; *T-C Jun 96* 651-665
Gefflaut, A., *see* Banatre, M., *T-C Oct 96* 1101-1115
Gehringer, E.F., *see* Chang, J.M., *T-C Mar 96* 357-366
Ge-Ming Chiu, and Shui-Pao Wu. A fault-tolerant routing strategy in hypercube multicomputers; *T-C Feb 96* 143-155
Girou, M., *see* Bettayeb, S., *T-C Feb 96* 186-194
Goessel, M., *see* Kundu, S., *T-C Mar 96* 379-380
Golic, J.D. Linear models for keystream generators; *T-C Jan 96* 41-49
Golic, J.D., and S.V. Petrovic. Correlation attacks on clock-controlled shift registers in keystream generators; *T-C Apr 96* 482-486
Grimsrud, K., J. Archibald, R. Frost, and B. Nelson. Locality as a visualization tool; *T-C Nov 96* 1319-1326
Guiliang Feng, *see* Sihai Xiao, *T-C Apr 96* 508-511
Gu Jun, *see* Jun Gu, *T-C Feb 96* 209-219
Gupta, S., J. Rajski, and J. Tyszer. Arithmetic additive generators of pseudo-exhaustive test patterns; *T-C Aug 96* 939-949
Gupta, S.K., and D.K. Pradhan. Utilization of on-line (concurrent) checkers during built-in self-test and vice versa; *T-C Jan 96* 63-73
Gupta, S.K., *see* Chih-Ang Chen, *T-C Mar 96* 257-269
Gupta, S.K., *see* Hsu, Y.-C., *T-C Nov 96* 1312-1318
Gu Qian-Ping, *see* Jun Gu, *T-C Feb 96* 209-219

H

Han Ching-Chih, *see* Ching-Chih Han, *T-C Jul 96* 814-826
Haomin Wu, M.A. Perkowski, Xiaoqiang Zeng, and Nan Zhuang. Generalized partially-mixed-polarity Reed-Muller expansion and its fast computation; *T-C Sep 96* 1084-1088
Harden, J.H., *see* Linder, D.H., *T-C Sep 96* 1031-1044
Hayes, J.P., *see* Blanton, R.D., *T-C Aug 96* 950-963
Higuchi, T., *see* Parhami, B., *T-C May 96* 637-639
Hodzic, E., *see* Weijia Shang, *T-C Jul 96* 827-840
Hou Chao-Ju, *see* Chao-Ju Hou, *T-C Mar 96* 374-379
Hou Chao-Ju, *see* Ching-Chih Han, *T-C Jul 96* 814-826
Hsu, D. F., *see* Du, D.-Z., *T-C Jul 96* 863
Hsu, Y.-C., and S.K. Gupta. A simulator for at-speed robust testing of path delay faults in combinational circuits; *T-C Nov 96* 1312-1318
Hu, Y.H., and H.H.M. Chern. A novel implementation of CORDIC algorithm using backward angle recording (BAR); *T-C Dec 96* 1370-1378
Hu Qing, *see* Qing Hu, *T-C Jan 96* 97-103

I

Ishida, M., *see* Parhami, B., *T-C May 96* 637-639
Ivanov, A., B.K. Tsuji, and Y. Zorian. Programmable BIST space compactors; *T-C Dec 96* 1393-1404
Iwasaki, K., and S. Nakamura. Aliasing error for a mask ROM built-in self-test; *T-C Mar 96* 270-277
Iyer, R.K., *see* Cha, H., *T-C Nov 96* 1248-1256

J

Jacob, B.L., P.M. Chen, S.R. Silverman, and T.N. Mudge. An analytical model for designing memory hierarchies; *T-C Oct 96* 1180-1194
Jan-Lung Sung, and G.R. Redinbo. Algorithm based fault tolerant synthesis for linear operations; *T-C Apr 96* 425-438
Jiang, H., and J.C. Majithia. Suggestion for a new representation for binary function; *T-C Dec 96* 1445-1449
Jien-Chung Lo, and E. Fujiwara. Probability to achieve TSC goal; *T-C Apr 96* 450-460
Jien-Chung Lo A hyper optimal encoding scheme for self-checking circuits; *T-C Sep 96* 1022-1030
John, L.K., and Yu-Cheng Liu. Performance model for a prioritized multiple-bus multiprocessor system; *T-C May 96* 580-588
Johnson, B.W., *see* Smith, D.T., *T-C Aug 96* 974-979
Jong Kim, and K.G. Shin. Execution time analysis of communicating tasks in distributed systems; *T-C May 96* 572-579
Joubert, P., *see* Banatre, M., *T-C Oct 96* 1101-1115
Jun Gu, Qian-Ping Gu, and Ding-Zhu Du. Convergence properties of optimization algorithms for the SAT problem; *T-C Feb 96* 209-219

K

Kagaris, D., and S. Tragoudas. Retiming-based partial scan; *T-C Jan 96* 74-87

Kagaris, D., S. Tragoudas, and A. Majumdar. On the use of counters for reproducing deterministic test sets; *T-C Dec 96* 1405-1419
Kameyama, M., *see* Parhami, B., *T-C May 96* 637-639
Kantabutra, V. On hardware for computing exponential and trigonometric functions; *T-C Mar 96* 328-339
Karri, R., *see* Orailoglu, A., *T-C Feb 96* 131-142
Katti, R. A note on SEC/AUED codes; *T-C Feb 96* 244-246
Katti, R.S. A new residue arithmetic error correction scheme; *T-C Jan 96* 13-19
Katti, R.S., and M. Blaum. An improvement on constructions of t-EC/AUED codes; *T-C May 96* 607-608
Kawahito, S., *see* Parhami, B., *T-C May 96* 637-639
Kieckhafer, R.M., *see* Azadmanesh, M.H., *T-C Apr 96* 439-449
Kim, H., and K.G. Shin. Design and analysis of an optimal instruction-retry policy for TMR controller computers; *T-C Nov 96* 1217-1225
Kim, H., and K.G. Shin. Sequencing tasks to minimize the effects of near-coincident faults in TMR controller computers; *T-C Nov 96* 1331-1337
Kim Jong, *see* Jong Kim, *T-C May 96* 572-579
Kirpalani, V.P., *see* Rai, S., *T-C Aug 96* 969-974
Knor, M. A note on radially Moore digraphs; *T-C Mar 96* 381-382
Koyanagi, Y., *see* Tohma, Y., *T-C Dec 96* 1450-1455
Krishna, C.M., *see* Singh, A.D., *T-C Jun 96* 753-757
Krstic, A., *see* Cheng, K.-T., *T-C Dec 96* 1379-1392
Kulasinghe, P., and A. El-Amawy. Optimal realization of sets of interconnection functions on synchronous multiple bus systems; *T-C Aug 96* 964-969
Kumar, A., and D.P. Agrawal. Parameters for system effectiveness evaluation of distributed systems; *T-C Jun 96* 746-752
Kundu, S., E.S. Sogomonyan, M. Goessel, and S. Tarnick. Self-checking comparator with one periodic output; *T-C Mar 96* 379-380
Kuo Sy-Yen, *see* Yuh-Rong Leu, *T-C Jun 96* 641-650
Kuriyama, K., *see* Shintani, Y., *T-C May 96* 589-599
Kurokawa, H., *see* Shintani, Y., *T-C May 96* 589-599
Kurose, J., *see* Dey, J.K., *T-C Jul 96* 802-813
Kwei-Jay Lin, *see* Ching-Chih Han, *T-C Jul 96* 814-826

L

Lai, K., and P.K. Lala. Multiple fault detection in fan-out free circuits using minimal single fault test set; *T-C Jun 96* 763-765
Lal Feipel, *see* Meng-Chou Chang, *T-C Mar 96* 278-293
Laih Chi-Sung, *see* Chi-Sung Laih, *T-C Jan 96* 103-108
Lal Yung-Te, *see* Yung-Te Lai, *T-C Feb 96* 247-255
Lala, P.K., *see* Lai, K., *T-C Jun 96* 763-765
Lalgudi, H., L.F. Akyildiz, and S. Yalamanchili. Augmented binary hypercube: a new architecture for processor management; *T-C Aug 96* 980-984
Lap-Kong Chan, *see* Choy, O.C.-S., *T-C Jan 96* 88-96
Latifi, S., and P.K. Srimani. Transposition networks as a class of fault-tolerant robust networks; *T-C Feb 96* 230-238
Lee, P.A., *see* Banatre, M., *T-C Oct 96* 1101-1115
Lee, W., *see* Oommen, B.J., *T-C Dec 96* 1426-1434
Lee Chung-Len, *see* Chung-Len Lee, *T-C Sep 96* 1079-1083
Leong, H.W., *see* Low, C.P., *T-C May 96* 614-618
Leu Yuh-Rong, *see* Yuh-Rong Leu, *T-C Jun 96* 641-650
Liang Weifa, *see* Qing Hu, *T-C Jan 96* 97-103
Lin, G., *see* Tzeng, N.-F., *T-C Nov 96* 1303-1308
Linder, D.H., and J.H. Harden. Phased logic: supporting the synchronous design paradigm with delay-insensitive circuitry; *T-C Sep 96* 1031-1044
Lin Kwei-Jay, *see* Ching-Chih Han, *T-C Jul 96* 814-826
Liu, S.S., *see* Oklobdzija, V.G., *T-C Mar 96* 294-306
Liu Yu-Cheng, *see* John, L.K., *T-C May 96* 580-588
Liu Zhen, *see* Zhen Liu, *T-C Sep 96* 1056-1062
Lo, J.-C., S. Thanawastien, and T.R.N. Rao. Correction to "Berger check prediction for array multipliers and array dividers" (Jul 93 892-896); *T-C Mar 96* 383
Lo Jien-Chung, *see* Jien-Chung Lo, *T-C Apr 96* 450-460
Lo Jien-Chung, *see* Jien-Chung Lo, *T-C Sep 96* 1022-1030
Lombardi, F., *see* Salinas, J., *T-C Aug 96* 917-929
Lombardi, F., *see* Chao Feng, *T-C Oct 96* 1157-1170
Low, C.P., and H.W. Leong. A new class of efficient algorithms for reconfiguration of memory arrays; *T-C May 96* 614-618
Lyuu, Y.-D., *see* Du, D.-Z., *T-C Jul 96* 863

M

Majithia, J.C., *see* Jiang, H., *T-C Dec 96* 1445-1449
Majumdar, A. On evaluating and optimizing weights for weighted random pattern testing; *T-C Aug 96* 904-916
Majumdar, A., *see* Kagaris, D., *T-C Dec 96* 1405-1419
Mailuhi, Q.M., *see* Ayoubi, R.A., *T-C May 96* 609-614
Marek-Sadowska, M., *see* Chien-Chung Tsai, *T-C Jan 96* 33-40
Martel, C.U., W.M. Moh, and Teng-Sheng Moh. Dynamic prioritized conflict resolution on multiple access broadcast networks; *T-C Sep 96* 1074-1079
Mazumder, P., *see* Smith, M.D., *T-C Jan 96* 109-115
McCluskey, E.J., *see* Saxena, N.R., *T-C Nov 96* 1337-1342
McCrosky, C., *see* Yuke Wang, *T-C May 96* 626-630
Melamed, B., *see* Merchant, A., *T-C Jul 96* 793-801
Meng-Chou Chang, and Feipei Lai. Efficient exploitation of instruction-level parallelism for superscalar processors by the conjugate register file scheme; *T-C Mar 96* 278-293
Meng-Lieh Sheu, *see* Chung-Len Lee, *T-C Sep 96* 1079-1083
Merchant, A., and P.S. Yu. Analytic modeling of clustered RAID with mapping based on nearly random permutation; *T-C Mar 96* 367-373
Merchant, A., B. Melamed, E. Schenfeld, and B. Sengupta. Analysis of a control mechanism for a variable speed processor; *T-C Jul 96* 793-801
Meyr, H., *see* Dawid, H., *T-C Mar 96* 307-318
Milford, D., *see* Wrzyszcz, A., *T-C Dec 96* 1345-1355
Ming-Feng Chang, *see* Weiping Shi, *T-C Oct 96* 1200-1203
Ming Zhang, S. Vassiliadis, and J.G. Delgado-Frias. Sigmoid generators for neural computing using piecewise approximations; *T-C Sep 96* 1045-1049
Moh, W.M., *see* Martel, C.U., *T-C Sep 96* 1074-1079
Mohapatra, P., Chansu Yu, and C.R. Das. Allocation and mapping based reliability analysis of multistage interconnection networks; *T-C May 96* 600-606
Moh Teng-Sheng, *see* Martel, C.U., *T-C Sep 96* 1074-1079
Montuschi, P., *see* Ciminiera, L., *T-C Sep 96* 1050-1055
Moon Byung Ro, *see* Thang Nguyen Bui, *T-C Jul 96* 841-855
Morillo, P., *see* Padro, C., *T-C Jun 96* 768
Morin, C., *see* Banatre, M., *T-C Oct 96* 1101-1115
Mudge, T.N., *see* Jacob, B.L., *T-C Oct 96* 1180-1194
Muzio, J.C., *see* Cattell, K., *T-C Jul 96* 782-792

N

Nabli, H., and B. Sericola. Performability analysis: a new algorithm; *T-C Apr 96* 491-494
Nair, V.S.S., J.A. Abraham, and P. Banerjee. Efficient techniques for the analysis of algorithm-based fault tolerance (ABFT) schemes; *T-C Apr 96* 499-503
Nakamura, S., *see* Iwasaki, K., *T-C Mar 96* 270-277
Nakamura, T., *see* Parhami, B., *T-C May 96* 637-639
Nandi, S., and P. Pal Chaudhuri. Analysis of periodic and intermediate boundary 90/150 cellular automata; *T-C Jan 96* 1-12
Nan Zhuang, *see* Haomin Wu, *T-C Sep 96* 1084-1088
Naor, J., *see* Atar, Y., *T-C Feb 96* 165-173
Nassif, N., *see* Bagherzadeh, N., *T-C Apr 96* 475-481
Nelson, B., *see* Grimsrud, K., *T-C Nov 96* 1319-1326
Nguyen Bui Thang, *see* Thang Nguyen Bui, *T-C Jul 96* 841-855
Nicol, D.M., R. Simha, and D. Towsley. Static assignment of stochastic tasks using majorization; *T-C Jun 96* 730-740
Nicolaidis, M. Theory of transparent BIST for RAMs; *T-C Oct 96* 1141-1156
Nicolau, A., *see* Wang, H., *T-C Nov 96* 1257-1271

O

Oklobdzija, V.G., D. Villeger, and S.S. Liu. A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach; *T-C Mar 96* 294-306
Olivieri, M., *see* De Gloria, A., *T-C Mar 96* 340-347
Oommen, B.J., and E.V. de St. Croix. Graph partitioning using learning automata; *T-C Feb 96* 195-208
Oommen, B.J., K. Zhang, and W. Lee. Numerical similarity and dissimilarity measures between two trees; *T-C Dec 96* 1426-1434
Opatrny, J., D. Sotteau, N. Srinivasan, and K. Thulasiraman. DCC linear congruential graphs: a new class of interconnection networks; *T-C Feb 96* 156-164
Orailoglu, A., and R. Karri. Automatic synthesis of self-recovering VLSI systems; *T-C Feb 96* 131-142

P

Paar, C. A new architecture for a parallel finite field multiplier with low complexity based on composite fields; *T-C Jul 96* 856-861
Padro, C., P. Morillo, and M.A. Fiol. Comments on "Line digraph iterations and connectivity analysis of de Bruijn and Kautz graphs"; *T-C Jun 96* 768

Pal Chaudhuri, P., *see* Nandi, S., *T-C Jan 96* 1-12
Pal Chaudhuri, P., *see* Chakraborty, S., *T-C Jul 96* 769-781
Parhami, B., S. Kawahito, M. Ishida, T. Nakamura, M. Kameyama, and T. Higuchi. Comments on "High-speed area-efficient multiplier design using multiple-valued current-mode circuits"; *T-C May 96* 637-639
Park, H., and D.P. Agrawal. WICI: An efficient hybrid routing scheme for scalable and hierarchical networks; *T-C Nov 96* 1272-1281
Passos, N.L., *see* Wang, Q., *T-C Dec 96* 1439-1444
Patel, J.H., *see* Cha, H., *T-C Nov 96* 1248-1256
Pearlmutter, B.A. Doing the twist: diagonal meshes are isomorphic to twisted toroidal meshes; *T-C Jun 96* 766-767
Pedram, M., *see* Yung-Te Lai, *T-C Feb 96* 247-255
Peleg, O., *see* Somani, A.K., *T-C Aug 96* 892-903
Perkowski, M.A., *see* Haomin Wu, *T-C Sep 96* 1084-1088
Petrovic, S.V., *see* Golic, J.D., *T-C Apr 96* 482-486
Piestrak, S.J. Design of self-testing checkers for Borden codes; *T-C Apr 96* 461-469
Piuri, V., *see* Dadda, L., *T-C Mar 96* 348-356
Pomeranz, I., and S.M. Reddy. On removing redundancies from synchronous sequential circuits with synchronizing sequences; *T-C Jan 96* 20-32
Pomeranz, I., and S.M. Reddy. On the number of tests to detect all path delay faults in combinational logic circuits; *T-C Jan 96* 50-62
Pradhan, D.K., *see* Gupta, S.K., *T-C Jan 96* 63-73
Pradhan, D.K., *see* Bowen, N.S., *T-C Aug 96* 868-880
Profeta, J.A., III, *see* Smith, D.T., *T-C Aug 96* 974-979
Pucci, G., *see* Bhatt, S.N., *T-C Jun 96* 714-729

Q

Qian-Ping Gu, *see* Jun Gu, *T-C Feb 96* 209-219
Qing Hu, Xiaojun Shen, and Weifa Liang. Optimally routing LC permutations on k-extra-stage cube-type networks; *T-C Jan 96* 97-103

R

Raghavan, P., *see* Felperin, S., *T-C Jun 96* 704-713
Raghavan, V. Weighted diagnosis with asymmetric invalidation; *T-C Dec 96* 1435-1438
Raghavendra, C.S., and M.A. Sridhar. Global commutative and associative reduction operations in faulty SIMD hypercubes; *T-C Apr 96* 495-498
Rai, S., and V.P. Kirpalani. A modified TRAM architecture; *T-C Aug 96* 969-974
Rai Suresh, *see* Suresh Rai, *T-C Jan 96* 115-121
Rajasekaran, S. Mesh connected computers with fixed and reconfigurable buses: packet routing and sorting; *T-C May 96* 529-539
Rajski, J., *see* Gupta, S., *T-C Aug 96* 939-949
Rajski, J., and J. Tyszer. On linear dependencies in subspaces of LFSR-generated sequences; *T-C Oct 96* 1212-1216
Ranade, A., *see* Bhatt, S.N., *T-C Jun 96* 714-729
Rao, R.R., *see* Dietrich, P., *T-C Nov 96* 1282-1293
Rao, T.R.N., *see* Lo, J.-C., *T-C Mar 96* 383
Rao, T.R.N., *see* Sihai Xiao, *T-C Apr 96* 508-511
Reddy, S.M., *see* Pomeranz, I., *T-C Jan 96* 20-32
Reddy, S.M., *see* Pomeranz, I., *T-C Jan 96* 50-62
Redinbo, G.R., *see* Jan-Lung Sung, *T-C Apr 96* 425-438
Rom, R., *see* Atar, Y., *T-C Feb 96* 165-173
Ro Moon Byung, *see* Thang Nguyen Bui, *T-C Jul 96* 841-855
Rosenberg, A.L., *see* Bhatt, S.N., *T-C Jun 96* 714-729
Roy, S., *see* Chattopadhyay, S., *T-C Apr 96* 487-490
Roy-Chowdhury, A., N. Bellas, and P. Banerjee. Algorithm-based error-detection schemes for iterative solution of partial differential equations; *T-C Apr 96* 394-407
Roy-Chowdhury, A., and P. Banerjee. Algorithm-based fault location and recovery for matrix computations on multiprocessor systems; *T-C Nov 96* 1239-1247
Roy Chowdhury, D., *see* Chakraborty, S., *T-C Jul 96* 769-781
Rudnick, E.M., *see* Cha, H., *T-C Nov 96* 1248-1256

S

Sahni, S. Scheduling master-slave multiprocessor systems; *T-C Oct 96* 1195-1199
Salinas, J., Yinan Shen, and F. Lombardi. A sweeping line approach to interconnect testing; *T-C Aug 96* 917-929
Sang Bang Choi, and A.K. Somani. Design and performance analysis of load-distributing fault-tolerant network; *T-C May 96* 540-551
Sasidhar, K., S. Chattopadhyay, and P.P. Chaudhuri. CAA decoder for cellular automata based byte error correcting code; *T-C Sep 96* 1003-1016
Savir, J. Reducing the MISR size; *T-C Aug 96* 930-938
Saxena, N.R., and E.J. McCluskey. Counting two-state transition-tour sequences; *T-C Nov 96* 1337-1342
Schenfeld, E., *see* Merchant, A., *T-C Jul 96* 793-801
Schimmel, D.E., *see* Gaughan, P.T., *T-C Jun 96* 651-665
Schlag, M., and F.J. Ferguson. Detection of multiple faults in two-dimensional ILAs; *T-C Jun 96* 741-746
Schneeweiss, W.G. A necessary and sufficient criterion for the monotonicity of Boolean functions with deterministic and stochastic applications; *T-C Nov 96* 1300-1302
Schwabe, E.J., *see* Bhatt, S.N., *T-C Jun 96* 714-729
Schwarz, E.M., and M.J. Flynn. Hardware starting approximation method and its application to the square root operation; *T-C Dec 96* 1356-1369
Seiden, S.S., *see* Al-Mouhamed, M.A., *T-C Jun 96* 757-762
Sengupta, B., *see* Merchant, A., *T-C Jul 96* 793-801
Sericola, B., *see* Nabli, H., *T-C Apr 96* 491-494
Sha, E.H.-M., *see* Wang, Q., *T-C Dec 96* 1439-1444
Shang Weijia, *see* Weijia Shang, *T-C Jul 96* 827-840
Shen Xiaojun, *see* Qing Hu, *T-C Jan 96* 97-103
Shen Yinan, *see* Salinas, J., *T-C Aug 96* 917-929
Shenze Chen, and D. Towsley. A performance evaluation of RAID architectures; *T-C Oct 96* 1116-1130
Sheu Meng-Lieh, *see* Chung-Len Lee, *T-C Sep 96* 1079-1083
Shin, K.G., *see* Chao-Ju Hou, *T-C Mar 96* 374-379
Shin, K.G., *see* Jong Kim, *T-C May 96* 572-579
Shin, K.G., *see* Chien-Chun Su, *T-C Jun 96* 666-683
Shin, K.G., and S.W. Daniel. Analysis and implementation of hybrid switching; *T-C Jun 96* 684-692
Shin, K.G., *see* Yi-Chieh Chang, *T-C Oct 96* 1203-1211
Shin, K.G., *see* Kim, H., *T-C Nov 96* 1217-1225
Shin, K.G., *see* Kim, H., *T-C Nov 96* 1331-1337
Shintani, Y., T. Shonai, H. Kurokawa, K. Kuriyama, and A. Yamaoka. Hierarchical execution to speed up pipeline interlock in mainframe computers; *T-C May 96* 589-599
Shi Weiping, *see* Weiping Shi, *T-C Oct 96* 1200-1203
Shi Xiaofa, *see* Sihai Xiao, *T-C Apr 96* 508-511
Shonai, T., *see* Shintani, Y., *T-C May 96* 589-599
Shrivastava, S.K., *see* Brasileiro, F.V., *T-C Nov 96* 1226-1238
Shui-Pao Wu, *see* Ge-Ming Chiu, *T-C Feb 96* 143-155
Siewiorek, D.P., *see* Yount, C.R., *T-C Aug 96* 881-891
Sihai Xiao, Xiaofa Shi, Guiliang Feng, and T.R.N. Rao. A generalization of the single b-Bit byte error correcting and double bit error detecting codes for high-speed memory systems; *T-C Apr 96* 508-511
Silverman, S.R., *see* Jacob, B.L., *T-C Oct 96* 1180-1194
Simha, R., *see* Nicol, D.M., *T-C Jun 96* 730-740
Singh, A.D., and C.M. Krishna. On the effect of defect clustering on test transparency and IC test optimization; *T-C Jun 96* 753-757
Siu, K.-Y.S., *see* Wang, H., *T-C Nov 96* 1257-1271
Smith, D.T., B.W. Johnson, and J.A. Profeta, III. System dependability evaluation via a fault list generation algorithm; *T-C Aug 96* 974-979
Smith, M.D., and P. Mazumder. Generation of minimal vertex covers for row/column allocation in self-repairable arrays; *T-C Jan 96* 109-115
Sogomonyan, E.S., see Kundu, S., *T-C Mar 96* 379-380
Sohi, G.S., *see* Franklin, M., *T-C May 96* 552-571
Somani, A.K., *see* Sang Bang Choi, *T-C May 96* 540-551
Somani, A.K., and O. Peleg. On diagnosability of large fault sets in regular topology-based computer systems; *T-C Aug 96* 892-903
Somani, A.K., *see* Chung-Ho Chen, *T-C Oct 96* 1089-1100
Sotteau, D., *see* Opatrny, J., *T-C Feb 96* 156-164
Speirs, N.A., *see* Brasileiro, F.V., *T-C Nov 96* 1226-1238
Sridhar, M.A., *see* Raghavendra, C.S., *T-C Apr 96* 495-498
Srimani, P.K., *see* Latifi, S., *T-C Feb 96* 230-238
Srinivasan, N., *see* Opatrny, J., *T-C Feb 96* 156-164
Su Chien-Chun, see Chien-Chun Su, *T-C Jun 96* 666-683
Sudborough, I.H., *see* Bettayeb, S., *T-C Feb 96* 186-194
Sung Jan-Lung, see Jan-Lung Sung, *T-C Apr 96* 425-438
Sung Ting-Yi, *see* Zhen Liu, *T-C Sep 96* 1056-1062
Suresh Rai, and Weian Deng. Hyperneural network-an efficient model for test generation in digital circuits; *T-C Jan 96* 115-121
Suvannapattanan, P., *see* Yen, S.-M., *T-C Jul 96* 864
Symvonis, A., and J. Tidswell. An empirical study of off-line permutation packet routing on two-dimensional meshes based on the multistage routing method; *T-C May 96* 619-625
Sy-Yen Kuo, *see* Yuh-Rong Leu, *T-C Jun 96* 641-650

T

Tao, S., *see* Brasileiro, F.V., *T-C Nov 96* 1226-1238
Tarnick, S., *see* Kundu, S., *T-C Mar 96* 379-380
Taylor, D., *see* Fenn, S.T.J., *T-C Mar 96* 319-327
Teng-Sheng Moh, *see* Martel, C.U., *T-C Sep 96* 1074-1079

Thadikaran, P.J., *see* Chakravarty, S., *T-C Oct 96* 1131-1140
Thanawastien, S., *see* Lo, J.-C., *T-C Mar 96* 383
Thang Nguyen Bui, and Byung Ro Moon. Genetic algorithm and graph partitioning; *T-C Jul 96* 841-855
Theobald, M., *see* Drechsler, R., *T-C Nov 96* 1294-1299
Thulasiraman, K., *see* Opatrny, J., *T-C Feb 96* 156-164
Tidswell, J., *see* Symvonis, A., *T-C May 96* 619-625
Ting-Yi Sung, *see* Zhen Liu, *T-C Sep 96* 1056-1062
Tohma, Y., and Y. Koyanagi. Fault-tolerant design of neural networks for solving optimization problems; *T-C Dec 96* 1450-1455
Towsley, D., *see* Nicol, D.M., *T-C Jun 96* 730-740
Towsley, D., *see* Dey, J.K., *T-C Jul 96* 802-813
Towsley, D., *see* Shenze Chen, *T-C Oct 96* 1116-1130
Tragoudas, S., *see* Kagaris, D., *T-C Jan 96* 74-87
Tragoudas, S. Min-cut partitioning on underlying tree and graph structures; *T-C Apr 96* 470-474
Tragoudas, S., *see* Kagaris, D., *T-C Dec 96* 1405-1419
Tsai Chien-Chung, *see* Chien-Chung Tsai, *T-C Jan 96* 33-40
Tsuji, B.K., *see* Ivanov, A., *T-C Dec 96* 1393-1404
Tyszer, J., *see* Gupta, S., *T-C Aug 96* 939-949
Tyszer, J., *see* Rajski, J., *T-C Oct 96* 1212-1216
Tzeng, N.-F., and G. Lin. Efficient determination of maximum incomplete subcubes in hypercubes with faults; *T-C Nov 96* 1303-1308

U

Upfal, E., *see* Felperin, S., *T-C Jun 96* 704-713

V

Vaidya, N.H. Comparison of duplex and triplex memory reliability; *T-C Apr 96* 503-507
Varvarigos, E.A., and D.P. Bertsekas. A conflict sense routing protocol and its performance for hypercubes; *T-C Jun 96* 693-703
Vassiliadis, S., *see* Ming Zhang, *T-C Sep 96* 1045-1049
Vassiliadis, S., S. Contofana, and K. Bertels. 2-1 addition and related arithmetic operations with threshold logic; *T-C Sep 96* 1062-1067
Villeger, D., *see* Oklobdzija, V.G., *T-C Mar 96* 294-306
Vrudhula, S.B.K., *see* Yung-Te Lai, *T-C Feb 96* 247-255

W

Walker, J., and A. Cantoni. A new synchronizer design; *T-C Nov 96* 1308-1311
Wang, H., A. Nicolau, and K.-Y.S. Siu. The strict time lower bound and optimal schedules for parallel prefix with resource constraints; *T-C Nov 96* 1257-1271
Wang, Q., N.L. Passos, and E.H.-M. Sha. Optimal data scheduling for uniform multidimensional applications; *T-C Dec 96* 1439-1444
Wang-Jiunn Cheng, and Wen-Tsuen Chen. A new self-routing permutation network; *T-C May 96* 630-636
Wang Yuke, *see* Yuke Wang, *T-C May 96* 626-630
Wang Zheng-Ou, *see* Zheng-Ou Wang, *T-C Oct 96* 1171-1179
Wasserman, H., *see* Blum, M., *T-C Apr 96* 385-393
Wegener, I., *see* Bollig, B., *T-C Sep 96* 993-1002
Weian Deng, *see* Suresh Rai, *T-C Jan 96* 115-121
Wei Bin, *see* Bin Wei, *T-C Jul 96* 862
Weifa Liang, *see* Qing Hu, *T-C Jan 96* 97-103
Weijia Shang, E. Hodzic, and Zhigang Chen. On uniformization of affine dependence algorithms; *T-C Jul 96* 827-840
Weiping Shi, Ming-Feng Chang, and W.K. Fuchs. Harvest rate of reconfigurable pipelines; *T-C Oct 96* 1200-1203
Wen-Tsuen Chen, *see* Wang-Jiunn Cheng, *T-C May 96* 630-636
Wrzyszcz, A., D. Milford, and E.L. Dagless. A new approach to fixed-coefficient inner product computation over finite rings; *T-C Dec 96* 1345-1355
Wu Haomin, *see* Haomin Wu, *T-C Sep 96* 1084-1088
Wu Shui-Pao, *see* Ge-Ming Chiu, *T-C Feb 96* 143-155

X

Xiaofa Shi, *see* Sihai Xiao, *T-C Apr 96* 508-511
Xiaojun Shen, *see* Qing Hu, *T-C Jan 96* 97-103
Xiaoqiang Zeng, *see* Haomin Wu, *T-C Sep 96* 1084-1088
Xiao Sihai, *see* Sihai Xiao, *T-C Apr 96* 508-511

Y

Yalamanchili, S., *see* Gaughan, P.T., *T-C Jun 96* 651-665
Yalamanchili, S., *see* Lalgudi, H., *T-C Aug 96* 980-984
Yamaoka, A., *see* Shintani, Y., *T-C May 96* 589-599
Yamashita, M., *see* Fujita, S., *T-C Nov 96* 1326-1330
Yang Ching-Nung, *see* Chi-Sung Laih, *T-C Jan 96* 103-108
Yen, S.-M., and P. Suvannapattanan. Correction to "Improved digital signature algorithm" (May 95 729-730); *T-C Jul 96* 864
Yi-Chieh Chang, and K.G. Shin. Load sharing in hypercube-connected multicomputers in the presence of node failures; *T-C Oct 96* 1203-1211
Yinan Shen, *see* Salinas, J., *T-C Aug 96* 917-929
Yount, C.R., and D.P. Siewiorek. A methodology for the rapid injection of transient hardware errors; *T-C Aug 96* 881-891
Yu, P.S., *see* Merchant, A., *T-C Mar 96* 367-373
Yu Chansu, *see* Mohapatra, P., *T-C May 96* 600-606
Yu-Cheng Liu, *see* John, L.K., *T-C May 96* 580-588
Yuh-Rong Leu, and Sy-Yen Kuo. A fault-tolerant tree communication scheme for hypercube systems; *T-C Jun 96* 641-650
Yuke Wang, and C. McCrosky. Negation trees: a unified approach to Boolean function complementation; *T-C May 96* 626-630
Yung-Te Lai, M. Pedram, and S.B.K. Vrudhula. Formal verification using edge-valued binary decision diagrams; *T-C Feb 96* 247-255

Z

Zapata, E.L., *see* Antelo, E., *T-C Sep 96* 1068-1073
Zeng Xiaoqiang, *see* Haomin Wu, *T-C Sep 96* 1084-1088
Zhang, K., *see* Oommen, B.J., *T-C Dec 96* 1426-1434
Zhang Ming, *see* Ming Zhang, *T-C Sep 96* 1045-1049
Zheng-Ou Wang A bidirectional associative memory based on optimal linear associative memory; *T-C Oct 96* 1171-1179
Zhen Liu, and Ting-Yi Sung. Routing and transmitting problems in de Bruijn networks; *T-C Sep 96* 1056-1062
Zhigang Chen, *see* Weijia Shang, *T-C Jul 96* 827-840
Zhuang Nan, *see* Haomin Wu, *T-C Sep 96* 1084-1088
Zorian, Y., *see* Ivanov, A., *T-C Dec 96* 1393-1404

SUBJECT INDEX

A

Access protocols
dyn. prioritized conflict resoln. *Martel, C.U.*, + , *T-C Sep 96* 1074-1079
Adders
2-1 addit. and related arith. operations, threshold logic. *Vassiliadis, S.*, + , *T-C Sep 96* 1062-1067
carry-save multiplication schemes without final addit. *Ciminiera, L.*, + , *T-C Sep 96* 1050-1055
fast parallel multipliers, speed optimized partial product reduction/generation. *Oklobdzija, V.G.*, + , *T-C Mar 96* 294-306
high-speed area-efficient multiplier design, multiple-valued current-mode ccts. *Parhami, B.*, + , *T-C May 96* 637-639
pipelined adders. *Dadda, L.*, + , *T-C Mar 96* 348-356
pseudo-exhaustive test patterns, arith. additive generators. *Gupta, S.*, + , *T-C Aug 96* 939-949
stat. carry lookahead adders. *De Gloria, A.*, + , *T-C Mar 96* 340-347
unified mixed radix 2-4 redundant CORDIC proc. *Antelo, E.*, + , *T-C Sep 96* 1068-1073
Algebra; cf. Group theory; Polynomials; Set theory
Algorithms
approx. agreement, hybrid fault models. *Azadmanesh, M.H.*, + , *T-C Apr 96* 439-449
edge-valued binary decision diags. for formal verification. *Yung-Te Lai*, + , *T-C Feb 96* 247-255
master-slave multiprocessor systs., scheduling model. *Sahni, S., T-C Oct 96* 1195-1199
performability anal. *Nabli, H.*, + , *T-C Apr 96* 491-494
syst. dependability eval. via fault list generation algm. *Smith, D.T.*, + , *T-C Aug 96* 974-979
Algorithms; cf. Genetic algorithms; Parallel algorithms
Alpha-particle radiation effects
gate-level simul. environ. for alpha-particle-induced transient faults. *Cha, H.*, + , *T-C Nov 96* 1248-1256
Approximation methods
hardware starting approx. method and its appl. to sq. root operation. *Schwarz, E.M.*, + , *T-C Dec 96* 1356-1369

Arithmetic; cf. Digital arithmetic; Division; Multiplication; Square-rooting
Arithmetic coding
correction to "Berger check prediction for array multipliers and array dividers" (Jul 93 892-896). *Lo, J.-C., + , T-C Mar 96* 383
Arrays
reconfigurable pipelines, harvest rate. *Weiping Shi, + , T-C Oct 96* 1200-1203
Arrays; cf. Logic arrays
Artificial intelligence; cf. Learning systems
Associative memories
bidirectional associative memory, optimal lin. associative memory basis. *Zheng-Ou Wang, T-C Oct 96* 1171-1179
Associative processing
bidirectional associative memory, optimal lin. associative memory basis. *Zheng-Ou Wang, T-C Oct 96* 1171-1179
Asynchronous logic circuits
phased logic, supporting sync. design paradigm, delay-insensitive circuitry. *Linder, D.H., + , T-C Sep 96* 1031-1044
ATE (automatic test equipment); cf. Automatic testing
Automata; cf. Finite automata
Automatic testing
combinat. cct. bridging faults, IDDQ testing and simul. *Chakravarty, S., + , T-C Oct 96* 1131-1140
counting two-state transit.-tour seqs. *Saxena, N.R., + , T-C Nov 96* 1337-1342
generation of high quality tests for robustly untestable path delay faults. *Cheng, K.-T., + , T-C Dec 96* 1379-1392
self-checking ccts., hyper optimal encoding. *Jien-Chung Lo, T-C Sep 96* 1022-1030
use of counters for reproducing deterministic test sets. *Kagaris, D., + , T-C Dec 96* 1405-1419
Automation; cf. Automatic testing; Design automation

B

Bang-bang control
variable speed proc., control mechanism. *Merchant, A., + , T-C Jul 96* 793-801
Binary arithmetic; cf. Digital arithmetic
Binary sequences
clock-controlled shift registers in keystream generators. *Golic, J.D., + , T-C Apr 96* 482-486
LFSR-generated seqs., lin. dependency. *Rajski, J., + , T-C Oct 96* 1212-1216
multiple-seq. generator, inverted nonlin. autonomous machines. *Chung-Len Lee, + , T-C Sep 96* 1079-1083
BIST (built-in self-test); cf. Self-testing
Block codes; cf. Reed-Muller codes; Reed-Solomon codes
Boolean functions
convergence props. of optim. algms. for SAT problem. *Jun Gu, + , T-C Feb 96* 209-219
edge-valued binary decision diags. for formal verification. *Yung-Te Lai, + , T-C Feb 96* 247-255
fast OFDD-based minimization of fixed polarity Reed-Muller expressions. *Drechsler, R., + , T-C Nov 96* 1294-1299
Generalized Reed-Muller forms, tool, detect symms. *Chien-Chung Tsai, + , T-C Jan 96* 33-40
necessary and sufficient criterion for monotonicity of Boolean fns. with deterministic and stochastic appls. *Schneeweiss, W.G., T-C Nov 96* 1300-1302
negation trees, unified approach, Boolean fn. complementation. *Yuke Wang, + , T-C May 96* 626-630
new representation for binary fn. *Jiang, H., + , T-C Dec 96* 1445-1449
ordered binary decision diags., variable ordering. *Bollig, B., + , T-C Sep 96* 993-1002
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A., + , T-C Jun 96* 757-762
Broadcasting
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
Buffer memories
Address Resolution Buffer, dyn. reordering of memory refs. *Franklin, M., + , T-C May 96* 552-571
multiaccess frame buffer archit., parallel access. *Bin Wei, T-C Jul 96* 862
Buffers; cf. Buffer memories
Built-in testing; cf. Self-testing

C

Cache memories
anal. model for designing memory hierarchies. *Jacob, B.L., + , T-C Oct 96* 1180-1194
archit. tech. trade-offs, mean memory delay time. *Chung-Ho Chen, + , T-C Oct 96* 1089-1100
program behavior, effect on fault observability. *Bowen, N.S., + , T-C Aug 96* 868-880
CAD (computer aided design); cf. Design automation
Cellular automata
1D lin. hybrid cellular automata, GF(q). *Cattell, K., + , T-C Jul 96* 782-792
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
byte error correcting code, CAA decoder. *Sasidhar, K., + , T-C Sep 96* 1003-1016
nongroup cellular automata for testable finite state machine synthesis. *Chakraborty, S., + , T-C Jul 96* 769-781
periodic and intermediate boundary 90/150 cellular automata. *Nandi, S., + , T-C Jan 96* 1-12
Circuit design; cf. Circuit synthesis; Logic design
Circuit noise
off-chip driver, delta-I noise reduction, switching codes. *Chen, C.L., + , T-C Sep 96* 1017-1021
Circuit optimization
delay fault testability ccts. synthesis. *Chakravarty, S., T-C Aug 96* 985-991
min-cut partitioning on underlying tree and graph struct. *Tragoudas, S., T-C Apr 96* 470-474
Circuit reliability; cf. Integrated circuit reliability
Circuits; cf. Adders; Logic circuits; Multiplying circuits
Circuit simulation
combinat. cct. bridging faults, IDDQ testing and simul. *Chakravarty, S., + , T-C Oct 96* 1131-1140
simulator for at-speed robust testing of path delay faults in combinat. ccts. *Hsu, Y.-C., + , T-C Nov 96* 1312-1318
Circuit switching (communication systems)
conflict sense routing protocol, perform. for hypercubes. *Varvarigos, E.A., + , T-C Jun 96* 693-703
multiphase complete exchange, theoretical anal. *Bokhari, S.H., T-C Feb 96* 220-229
request resubmission in blocking, cct.-switched, interconnection network. *Dietrich, P., + , T-C Nov 96* 1282-1293
Circuit synthesis
fast OFDD-based minimization of fixed polarity Reed-Muller expressions. *Drechsler, R., + , T-C Nov 96* 1294-1299
Circuit testing
self-checking ccts., hyper optimal encoding. *Jien-Chung Lo, T-C Sep 96* 1022-1030
Circuit testing; cf. Integrated circuit testing
Clustering methods
wafer based testing optim. and test transparency, defect clustering effects. *Singh, A.D., + , T-C Jun 96* 753-757
CML; cf. Current mode logic
CMOS digital integrated circuits
variable speed proc., control mechanism. *Merchant, A., + , T-C Jul 96* 793-801
CMOSFET circuits; cf. CMOS integrated circuits
CMOSFETs; cf. CMOS integrated circuits
CMOS integrated circuits
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
fast parallel multipliers, speed optimized partial product reduction/generation. *Oklobdzija, V.G., + , T-C Mar 96* 294-306
CMOS integrated circuits; cf. CMOS digital integrated circuits
Codes; cf. Encoding; Gray codes
Coding/decoding; cf. Decoding; Encoding
Combinational logic circuit fault diagnosis
fan-out free ccts., multiple fault detect., min. single fault test set. *Lai, K., + , T-C Jun 96* 763-765
iter. logic arrays, 2D, detect. of multiple faults. *Schlag, M., + , T-C Jun 96* 741-746
Combinational logic circuit fault diagnosis; cf. Combinational logic circuit testing
Combinational logic circuits
t-syEC/AUED codes. *Chi-Sung Laih, + , T-C Jan 96* 103-108
Combinational logic circuit testing
bridging faults in combinat. ccts., IDDQ testing and simul. *Chakravarty, S., + , T-C Oct 96* 1131-1140

convergent tree ccts., testability. *Blanton, R.D., + , T-C Aug 96* 950-963
fan-out free ccts., multiple fault detect., min. single fault test set. *Lai, K., + , T-C Jun 96* 763-765
iter. logic arrays, 2D, detect. of multiple faults. *Schlag, M., + , T-C Jun 96* 741-746
multiple-input signature registers, size reduction. *Savir, J., T-C Aug 96* 930-938
path delay faults in combinat. logic ccts. *Pomeranz, I., + , T-C Jan 96* 50-62
simulator for at-speed robust testing of path delay faults in combinat. ccts. *Hsu, Y.-C., + , T-C Nov 96* 1312-1318
test generation, dyn. probe points in high observability testing environ. *Choy, O.C.-S., + , T-C Jan 96* 88-96

Combinatorial mathematics; cf. Graph theory
Communication networks; cf. Communication systems
Communication switching; cf. Circuit switching (communication systems); Packet switching
Communication system reliability; cf. Computer network reliability
Communication system routing
fast gossiping on mesh-bus computers. *Fujita, S., + , T-C Nov 96* 1326-1330
WICI, efficient hybrid routing scheme for scalable and hierarchical networks. *Park, H., + , T-C Nov 96* 1272-1281
Communication systems
radially Moore digraphs. *Knor, M., T-C Mar 96* 381-382
Communication systems; cf. Multiaccess communication
Comparators
self-checking comparator, one periodic output. *Kundu, S., + , T-C Mar 96* 379-380
Complementary circuits/devices; cf. CMOS integrated circuits
Complementary MOS; cf. CMOS integrated circuits
Complexity theory
de Bruijn networks, routing/transmitting problems. *Zhen Liu, + , T-C Sep 96* 1056-1062
differential CORDIC algm., const. scale factor redundant implement. without correcting iters. *Dawid, H., + , T-C Mar 96* 307-318
fault-tolerant tree commun. scheme for hypercube systs. *Yuh-Rong Leu, + , T-C Jun 96* 641-650
graph partitioning, learning automata. *Oommen, B.J., + , T-C Feb 96* 195-208
lin. time heuristic algms. for reconfiguration of memory arrays. *Low, C.P., + , T-C May 96* 614-618
master-slave multiprocessor systs., scheduling model. *Sahni, S., T-C Oct 96* 1195-1199
parallel finite field multiplier archit. based on composite fields. *Paar, C., T-C Jul 96* 856-861
performability anal. *Nabli, H., + , T-C Apr 96* 491-494
phased logic, supporting sync. design paradigm, delay-insensitive circuitry. *Linder, D.H., + , T-C Sep 96* 1031-1044
self-routing permutation network. *Wang-Jiunn Cheng, + , T-C May 96* 630-636
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A., + , T-C Jun 96* 757-762
strict time lower bound and optimal schedules for parallel prefix with resource constraints. *Wang, H., + , T-C Nov 96* 1257-1271
Computational geometry
sweeping line approach, interconnect testing. *Salinas, J., + , T-C Aug 96* 917-929
Computation time
approx. agreement, hybrid fault models. *Azadmanesh, M.H., + , T-C Apr 96* 439-449
ordered binary decision diags., variable ordering. *Bollig, B., + , T-C Sep 96* 993-1002
Computer aided design; cf. Design automation
Computer architecture; cf. Parallel architectures; Reconfigurable architectures
Computer arithmetic; cf. Digital arithmetic
Computer buses; cf. Data buses
Computer control; cf. Digital control
Computer fault diagnosis
adaptive syst.-level diagnosis for hypercube multiprocessors. *Chao Feng, + , T-C Oct 96* 1157-1170
algm.-based fault tolerance (ABFT) schemes. *Nair, V.S.S., + , T-C Apr 96* 499-503
Computer fault diagnosis; cf. Computer testing
Computer fault tolerance
adaptive fault-tolerant deadlock-free routing in meshes and hypercubes. *Chien-Chun Su, + , T-C Jun 96* 666-683
algm.-based fault location and recovery for matrix computations on multiprocessor systs. *Roy-Chowdhury, A., + , T-C Nov 96* 1239-1247
algm.-based fault tolerance (ABFT) schemes. *Nair, V.S.S., + , T-C Apr 96* 499-503
algm. based fault tolerant synthesis for lin. operations. *Jan-Lung Sung, + , T-C Apr 96* 425-438
approx. agreement, hybrid fault models. *Azadmanesh, M.H., + , T-C Apr 96* 439-449
archit. for tolerating proc. failures in shared-memory multiprocessors. *Banatre, M., + , T-C Oct 96* 1101-1115
diagnosability in regular topol.-based computer systs. *Somani, A.K., + , T-C Aug 96* 892-903
distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks. *Gaughan, P.T., + , T-C Jun 96* 651-665
efficient determ. of max. incomplete subcubes in hypercubes with faults. *Tzeng, N.-F., + , T-C Nov 96* 1303-1308
fault-tolerant design of neural networks for solving optim. problems. *Tohma, Y., + , T-C Dec 96* 1450-1455
faulty SIMD hypercubes, global commutative/associative reduction operations. *Raghavendra, C.S., + , T-C Apr 96* 495-498
gate-level simul. environ. for alpha-particle-induced transient faults. *Cha, H., + , T-C Nov 96* 1248-1256
hypercube-connected multicomputers, load sharing in presence of node failures. *Yi-Chieh Chang, + , T-C Oct 96* 1203-1211
hypercube multicomputers, fault-tolerant routing strategy. *Ge-Ming Chiu, + , T-C Feb 96* 143-155
hypercube systs., fault-tolerant tree commun. scheme. *Yuh-Rong Leu, + , T-C Jun 96* 641-650
implementing fail-silent nodes for distributed systs. *Brasileiro, F.V., + , T-C Nov 96* 1226-1238
Intel Pentium Microprocessor division bug. *Blum, M., + , T-C Apr 96* 385-393
iter. soln. of PDE, error-detect. parallel algm. *Roy-Chowdhury, A., + , T-C Apr 96* 394-407
load-distributing fault-tolerant network, design and perform. *Sang Bang Choi, + , T-C May 96* 540-551
mantissa preserving, algm. based fault tolerance for matrices. *Dutt, S., + , T-C Apr 96* 408-424
optimal instruction-retry policy for TMR controller computers. *Kim, H., + , T-C Nov 96* 1217-1225
optimal retry time in multiple-module computing systs. *Chao-Ju Hou, + , T-C Mar 96* 374-379
performability anal. *Nabli, H., + , T-C Apr 96* 491-494
rapid injection of transient hardware errors, verification of fault tolerance. *Yount, C.R., + , T-C Aug 96* 881-891
residue arith. error correction scheme. *Katti, R.S., T-C Jan 96* 13-19
sequencing tasks to minimize effects of near-coincident faults in TMR controller computers. *Kim, H., + , T-C Nov 96* 1331-1337
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
totally self-checking ccts., probabilistic measure. *Jien-Chung Lo, + , T-C Apr 96* 450-460
Computer graphics; cf. Visualization
Computer instructions
superscalar proc., exploitation of instruction-level parallelism for conjug. register file scheme. *Meng-Chou Chang, + , T-C Mar 96* 278-293
Computer languages; cf. Hardware design languages
Computer maintenance; cf. Computer fault diagnosis
Computer network reliability
distributed systs., syst. effectiveness eval. params. *Kumar, A., + , T-C Jun 96* 746-752
Computer networks; cf. Hypercubes; Multiprocessor interconnection; Multistage interconnection networks
Computer operating systems; cf. Operating systems
Computer performance
augmented binary hypercube archit. for proc. mgt. *Lalgudi, H., + , T-C Aug 96* 980-984
load-distributing fault-tolerant network, design and perform. *Sang Bang Choi, + , T-C May 96* 540-551
prioritized multiple-bus multiprocessor syst., perform. model. *John, L.K., + , T-C May 96* 580-588
RAID archits., perform. eval. *Shenze Chen, + , T-C Oct 96* 1116-1130
request resubmission in blocking, cct.-switched, interconnection network. *Dietrich, P., + , T-C Nov 96* 1282-1293
Computer pipeline processing; cf. Pipeline processing
Computer programming; cf. Object oriented programming
Computer reliability
augmented binary hypercube archit. for proc. mgt. *Lalgudi, H., + , T-C Aug 96* 980-984
distributed systs., syst. effectiveness eval. params. *Kumar, A., + , T-C Jun 96* 746-752
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
multistage interconnection networks, reliab. anal. *Mohapatra, P., + , T-C May 96* 600-606

syst. dependability eval. via fault list generation algm. *Smith, D.T., + , T-C Aug 96* 974-979
transposition networks, class of fault tolerant robust networks. *Latifi, S., + , T-C Feb 96* 230-238
Computer reliability; cf. Computer fault tolerance
Computers; cf. Distributed computing; Memories; Modular computer systems; Multiprocessing; Parallel machines; Parallel processing; Virtual computers
Computer testing
counting two-state transit.-tour seqs. *Saxena, N.R., + , T-C Nov 96* 1337-1342
rapid injection of transient hardware errors, verification of fault tolerance. *Yount, C.R., + , T-C Aug 96* 881-891
syst. dependability eval. via fault list generation algm. *Smith, D.T., + , T-C Aug 96* 974-979
Content addressable memories; cf. Associative memories
Control systems; cf. Digital control; Learning control systems
Convergence of numerical methods
SAT problem, optim. algms., convergence props. *Jun Gu, + , T-C Feb 96* 209-219
Correlation
clock-controlled shift registers in keystream generators. *Golic, J.D., + , T-C Apr 96* 482-486
Cryptography
clock-controlled shift registers in keystream generators. *Golic, J.D., + , T-C Apr 96* 482-486
correction to "Improved digital signature algorithm" (May 95 729-730). *Yen, S.-M., + , T-C Jul 96* 864
keystream generators, lin. models. *Golic, J.D., T-C Jan 96* 41-49
Current mode logic
high-speed area-efficient multiplier design, multiple-valued current-mode ccts. *Parhami, B., + , T-C May 96* 637-639

D

Data buses
fast gossiping on mesh-bus computers. *Fujita, S., + , T-C Nov 96* 1326-1330
Data communication; cf. Data buses; Multiprocessor interconnection
Data flow graphs
algm. based fault tolerant synthesis for lin. operations. *Jan-Lung Sung, + , T-C Apr 96* 425-438
syst. dependability eval. via fault list generation algm. *Smith, D.T., + , T-C Aug 96* 974-979
Data processing; cf. Associative processing
Data security; cf. Cryptography
Data structures
affine depend. algm. uniformization. *Weijia Shang, + , T-C Jul 96* 827-840
edge-valued binary decision diags. for formal verification. *Yung-Te Lai, + , T-C Feb 96* 247-255
Decision-making
edge-valued binary decision diags. for formal verification. *Yung-Te Lai, + , T-C Feb 96* 247-255
Decoding
cellular automata based byte error correcting code, CAA decoder. *Sasidhar, K., + , T-C Sep 96* 1003-1016
t-EC/AUED codes. *Katti, R.S., + , T-C May 96* 607-608
Delay effects
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
generation of high quality tests for robustly untestable path delay faults. *Cheng, K.-T., + , T-C Dec 96* 1379-1392
mask ROM BIST, aliasing error. *Iwasaki, K., + , T-C Mar 96* 270-277
path delay faults in combinat. logic ccts. *Pomeranz, I., + , T-C Jan 96* 50-62
phased logic, supporting sync. design paradigm, delay-insensitive circuitry. *Linder, D.H., + , T-C Sep 96* 1031-1044
request resubmission in blocking, cct.-switched, interconnection network. *Dietrich, P., + , T-C Nov 96* 1282-1293
self-routing permutation network. *Wang-Jiunn Cheng, + , T-C May 96* 630-636
simulator for at-speed robust testing of path delay faults in combinat. ccts. *Hsu, Y.-C., + , T-C Nov 96* 1312-1318
Delay estimation
multilevel logic ccts., delay fault testability. *Chakravarty, S., T-C Aug 96* 985-991
Design automation
algm. based fault tolerant synthesis for lin. operations. *Jan-Lung Sung, + , T-C Apr 96* 425-438
AND-XOR canonical networks synthesis, genetic algm. *Chattopadhyay, S., + , T-C Apr 96* 487-490
combinat. cct. bridging faults, IDDQ testing and simul. *Chakravarty, S., + , T-C Oct 96* 1131-1140
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
totally self-checking ccts., probabilistic measure. *Jien-Chung Lo, + , T-C Apr 96* 450-460
use of counters for reproducing deterministic test sets. *Kagaris, D., + , T-C Dec 96* 1405-1419
Design automation software; cf. Hardware design languages
Design for testability
delay fault testability ccts. synthesis. *Chakravarty, S., T-C Aug 96* 985-991
nongroup cellular automata for testable finite state machine synthesis. *Chakraborty, S., + , T-C Jul 96* 769-781
prog. BIST space compactors. *Ivanov, A., + , T-C Dec 96* 1393-1404
Design methodology; cf. Design automation
DFT; cf. Discrete Fourier transforms
Diagnosis; cf. Fault diagnosis
Differential equations; cf. Partial differential equations
Digital arithmetic
2-1 addit. and related arith. operations, threshold logic. *Vassiliadis, S., + , T-C Sep 96* 1062-1067
CORDIC algm. using backward angle recording. *Hu, Y.H., + , T-C Dec 96* 1370-1378
differential CORDIC algm., const. scale factor redundant implement. without correcting iters. *Dawid, H., + , T-C Mar 96* 307-318
exponential and trigonometric fns., hardware. *Kantabutra, V., T-C Mar 96* 328-339
fast parallel multipliers, speed optimized partial product reduction/generation. *Oklobdzija, V.G., + , T-C Mar 96* 294-306
GF(2^m) multiplication/division , dual basis. *Fenn, S.T.J., + , T-C Mar 96* 319-327
hardware starting approx. method and its appl. to sq. root operation. *Schwarz, E.M., + , T-C Dec 96* 1356-1369
Intel Pentium Microprocessor division bug. *Blum, M., + , T-C Apr 96* 385-393
pipelined adders. *Dadda, L., + , T-C Mar 96* 348-356
stat. carry lookahead adders. *De Gloria, A., + , T-C Mar 96* 340-347
unified mixed radix 2-4 redundant CORDIC proc. *Antelo, E., + , T-C Sep 96* 1068-1073
Digital arithmetic; cf. Floating point arithmetic; Pipeline arithmetic; Redundant number systems; Residue arithmetic
Digital control
optimal instruction-retry policy for TMR controller computers. *Kim, H., + , T-C Nov 96* 1217-1225
Digital filters; cf. FIR digital filters
Digital system fault diagnosis
diagnosability in regular topol.-based computer systs. *Somani, A.K., + , T-C Aug 96* 892-903
Digital systems
new synchronizer design. *Walker, J., + , T-C Nov 96* 1308-1311
Directed graphs
de Bruijn/Kautz graphs, line digraph iters., connectivity, comments. *Padro, C., + , T-C Jun 96* 768
distributed systs., syst. effectiveness eval. params. *Kumar, A., + , T-C Jun 96* 746-752
edge-valued binary decision diags. for formal verification. *Yung-Te Lai, + , T-C Feb 96* 247-255
ordered binary decision diags., variable ordering. *Bollig, B., + , T-C Sep 96* 993-1002
radially Moore digraphs. *Knor, M., T-C Mar 96* 381-382
Discrete Fourier transforms
algm. based fault tolerant synthesis for lin. operations. *Jan-Lung Sung, + , T-C Apr 96* 425-438
Discrete transforms; cf. Discrete Fourier transforms
Disk recording; cf. Magnetic disk recording
Distortion; cf. Delay effects
Distributed computing
dyn. prioritized conflict resoln. *Martel, C.U., + , T-C Sep 96* 1074-1079
execution time anal. of communicating tasks in distributed systs. *Jong Kim, + , T-C May 96* 572-579
implementing fail-silent nodes for distributed systs. *Brasileiro, F.V., + , T-C Nov 96* 1226-1238
leveled networks, bufferless routing of variable length messages. *Bhatt, S.N., + , T-C Jun 96* 714-729
parallel computers, wormhole routing algms. theory. *Felperin, S., + , T-C Jun 96* 704-713
syst. effectiveness eval. params. *Kumar, A., + , T-C Jun 96* 746-752
Distributed computing; cf. Shared memory systems
Division
correction to "Berger check prediction for array multipliers and array dividers" (Jul 93 892-896). *Lo, J.-C., + , T-C Mar 96* 383

GF(2^m) multiplication/division , dual basis. *Fenn, S.T.J., + , T-C Mar 96* 319-327
Intel Pentium Microprocessor division bug. *Blum, M., + , T-C Apr 96* 385-393
Duality
GF(2^m) multiplication/division , dual basis. *Fenn, S.T.J., + , T-C Mar 96* 319-327

E

Eigenvalues/eigenfunctions; cf. Poles and zeros
Encoding
self-checking ccts., hyper optimal encoding. *Jien-Chung Lo, T-C Sep 96* 1022-1030
t-EC/AUED codes. *Katti, R.S., + , T-C May 96* 607-608
Encoding; cf. Cryptography; Error correction coding; Error detection coding
Error analysis
algm. based checks, error anal. based tolerance computation. *Chowdhury, A.-R., + , T-C Feb 96* 238-243
iter. soln. of PDE, error-detect. parallel algm. *Roy-Chowdhury, A., + , T-C Apr 96* 394-407
mantissa preserving, algm. based fault tolerance for matrices. *Dutt, S., + , T-C Apr 96* 408-424
Error control coding; cf. Error correction coding; Error detection coding
Error correction coding
cellular automata based byte error correcting code, CAA decoder. *Sasidhar, K., + , T-C Sep 96* 1003-1016
duplex/triplex memory reliab. *Vaidya, N.H., T-C Apr 96* 503-507
high-speed memory systs., SbEC-DED codes. *Sihai Xiao, + , T-C Apr 96* 508-511
off-chip driver, delta-I noise reduction, switching codes. *Chen, C.L., + , T-C Sep 96* 1017-1021
on-line (concurrent) checkers for BIST. *Gupta, S.K., + , T-C Jan 96* 63-73
residue arith. error correction scheme. *Katti, R.S., T-C Jan 96* 13-19
SEC/AUED, single error correcting/all unidirectional error detecting codes. *Katti, R., T-C Feb 96* 244-246
t-EC/AUED codes. *Katti, R.S., + , T-C May 96* 607-608
t-syEC/AUED codes. *Chi-Sung Laih, + , T-C Jan 96* 103-108
Error detection coding
Borden codes, self-testing translator, threshold ccts. *Piestrak, S.J., T-C Apr 96* 461-469
cellular automata based byte error correcting code, CAA decoder. *Sasidhar, K., + , T-C Sep 96* 1003-1016
duplex/triplex memory reliab. *Vaidya, N.H., T-C Apr 96* 503-507
high-speed memory systs., SbEC-DED codes. *Sihai Xiao, + , T-C Apr 96* 508-511
off-chip driver, delta-I noise reduction, switching codes. *Chen, C.L., + , T-C Sep 96* 1017-1021
on-line (concurrent) checkers for BIST. *Gupta, S.K., + , T-C Jan 96* 63-73
SEC/AUED, single error correcting/all unidirectional error detecting codes. *Katti, R., T-C Feb 96* 244-246
self-checking ccts., hyper optimal encoding. *Jien-Chung Lo, T-C Sep 96* 1022-1030
t-EC/AUED codes. *Katti, R.S., + , T-C May 96* 607-608
t-syEC/AUED codes. *Chi-Sung Laih, + , T-C Jan 96* 103-108
Estimation; cf. Delay estimation
Executive programs; cf. Operating systems

F

Failure analysis; cf. Fault diagnosis
Fast Fourier transforms; cf. Discrete Fourier transforms
Fault diagnosis
combinat. cct. bridging faults, IDDQ testing and simul. *Chakravarty, S., + , T-C Oct 96* 1131-1140
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
weighted diagnosis with asymmetric invalidation. *Raghavan, V., T-C Dec 96* 1435-1438
Fault diagnosis; cf. Computer fault diagnosis; Digital system fault diagnosis; Logic circuit fault diagnosis; Memory fault diagnosis
Fault tolerance; cf. Computer fault tolerance; Logic circuit fault tolerance; Memory fault tolerance; Software fault tolerance
FFT (fast Fourier transform); cf. Discrete Fourier transforms
Fields (algebraic); cf. Galois fields
Finite automata
graph partitioning, learning automata. *Oommen, B.J., + , T-C Feb 96* 195-208
Finite automata; cf. Cellular automata; Finite state machines
Finite duration impulse response digital filters; cf. FIR digital filters
Finite state machines
keystream generators, lin. models. *Golic, J.D., T-C Jan 96* 41-49
nongroup cellular automata for testable finite state machine synthesis. *Chakraborty, S., + , T-C Jul 96* 769-781
FIR digital filters
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
Floating point arithmetic
mantissa preserving, algm. based fault tolerance for matrices. *Dutt, S., + , T-C Apr 96* 408-424
Flow graphs; cf. Data flow graphs
Fourier transforms; cf. Discrete Fourier transforms
Frequency domain analysis; cf. Discrete Fourier transforms
Functions; cf. Boolean functions; Switching functions

G

Galois fields
1D lin. hybrid cellular automata, GF(q). *Cattell, K., + , T-C Jul 96* 782-792
GF(2^m) multiplication/division , dual basis. *Fenn, S.T.J., + , T-C Mar 96* 319-327
parallel finite field multiplier archit. based on composite fields. *Paar, C., T-C Jul 96* 856-861
Genetic algorithms
AND-XOR canonical networks synthesis, genetic algm. *Chattopadhyay, S., + , T-C Apr 96* 487-490
graph partitioning and genetic algms. *Thang Nguyen Bui, + , T-C Jul 96* 841-855
Geometry; cf. Computational geometry
Graph theory
corrections to "Line digraph iterations and connectivity analysis of de Bruijn and Kautz graphs" (May 93 612-616). *Du, D.-Z., + , T-C Jul 96* 863
DCC lin. congruential graphs, class of interconnection networks. *Opatrny, J., + , T-C Feb 96* 156-164
genetic algm. and graph partitioning. *Thang Nguyen Bui, + , T-C Jul 96* 841-855
learning automata for graph partitioning. *Oommen, B.J., + , T-C Feb 96* 195-208
min-cut partitioning on underlying tree and graph struct. *Tragoudas, S., T-C Apr 96* 470-474
min. vertex covers for row/column allocation in self-repairable arrays. *Smith, M.D., + , T-C Jan 96* 109-115
phased logic, supporting sync. design paradigm, delay-insensitive circuitry. *Linder, D.H., + , T-C Sep 96* 1031-1044
star networks embedded, hypercubes. *Bettayeb, S., + , T-C Feb 96* 186-194
transposition networks, class of fault tolerant robust networks. *Latifi, S., + , T-C Feb 96* 230-238
Graph theory; cf. Directed graphs; Trees (graphs)
Gray codes
generalized partially-mixed-polarity Reed-Muller expansion. *Haomin Wu, + , T-C Sep 96* 1084-1088
Group theory
t-syEC/AUED codes. *Chi-Sung Laih, + , T-C Jan 96* 103-108

H

Hardware design languages
differential CORDIC algm., const. scale factor redundant implement. without correcting iters. *Dawid, H., + , T-C Mar 96* 307-318
HDL; cf. Hardware design languages
Hierarchical memories
optimal data scheduling for uniform multidimensional appls. *Wang, Q., + , T-C Dec 96* 1439-1444
Hierarchical memories; cf. Memory hierarchies
Hierarchical systems
WICI, efficient hybrid routing scheme for scalable and hierarchical networks. *Park, H., + , T-C Nov 96* 1272-1281
High-speed circuits/devices; cf. High-speed integrated circuits
High-speed integrated circuits
variable speed proc., control mechanism. *Merchant, A., + , T-C Jul 96* 793-801
Hypercubes
adaptive fault-tolerant deadlock-free routing in meshes and hypercubes. *Chien-Chun Su, + , T-C Jun 96* 666-683
adaptive syst.-level diagnosis for hypercube multiprocessors. *Chao Feng, + , T-C Oct 96* 1157-1170

augmented binary hypercube archit. for proc. mgt. *Lalgudi, H., + , T-C Aug 96* 980-984
conflict sense routing protocol, perform. for hypercubes. *Varvarigos, E.A., + , T-C Jun 96* 693-703
efficient determ. of max. incomplete subcubes in hypercubes with faults. *Tzeng, N.-F., + , T-C Nov 96* 1303-1308
fault-tolerant routing strategy in hypercube multicomputers. *Ge-Ming Chiu, + , T-C Feb 96* 143-155
fault-tolerant tree commun. scheme for hypercube systs. *Yuh-Rong Leu, + , T-C Jun 96* 641-650
faulty SIMD hypercubes, global commutative/associative reduction operations. *Raghavendra, C.S., + , T-C Apr 96* 495-498
load sharing in hypercube-connected multicomputers, node failures. *Yi-Chieh Chang, + , T-C Oct 96* 1203-1211
multiphase complete exchange, theoretical anal. *Bokhari, S.H., T-C Feb 96* 220-229

I

Information theory; cf. Decoding; Encoding
Integrated circuit design
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
Integrated circuit design; cf. Hardware design languages
Integrated circuit fabrication; cf. Integrated circuit packaging
Integrated circuit interconnections
sweeping line approach, interconnect testing. *Salinas, J., + , T-C Aug 96* 917-929
Integrated circuit metallization; cf. Integrated circuit interconnections
Integrated circuit packaging
variable speed proc., control mechanism. *Merchant, A., + , T-C Jul 96* 793-801
Integrated circuit radiation effects
gate-level simul. environ. for alpha-particle-induced transient faults. *Cha, H., + , T-C Nov 96* 1248-1256
Integrated circuit reliability
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
Integrated circuits; cf. High-speed integrated circuits; Microprocessors; Semiconductor memories
Integrated circuit testing
Borden codes, self-testing translator, threshold ccts. *Piestrak, S.J., T-C Apr 96* 461-469
fan-out free ccts., multiple fault detect., min. single fault test set. *Lai, K., + , T-C Jun 96* 763-765
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
test generation, dyn. probe points in high observability testing environ. *Choy, O.C.-S., + , T-C Jan 96* 88-96
wafer based testing optim. and test transparency, defect clustering effects. *Singh, A.D., + , T-C Jun 96* 753-757
Integrated circuit thermal factors
variable speed proc., control mechanism. *Merchant, A., + , T-C Jul 96* 793-801
Interconnection networks; cf. Multiprocessor interconnection
Interconnections
modified TRAM archit. *Rai, S., + , T-C Aug 96* 969-974
Interconnections; cf. Integrated circuit interconnections
Iterative methods
error-detect. parallel algm., iter. soln. of PDE. *Roy-Chowdhury, A., + , T-C Apr 96* 394-407
hardware starting approx. method and its appl. to sq. root operation. *Schwarz, E.M., + , T-C Dec 96* 1356-1369

K

Kohonen networks; cf. Self-organizing feature maps

L

Laplace equations
iter. soln. of PDE, error-detect. parallel algm. *Roy-Chowdhury, A., + , T-C Apr 96* 394-407
Large-scale integration; cf. Very-large-scale integration
Layout
adaptive fault-tolerant deadlock-free routing in meshes and hypercubes. *Chien-Chun Su, + , T-C Jun 96* 666-683
distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks. *Gaughan, P.T., + , T-C Jun 96* 651-665
fast packet switching networks, routing strategies. *Atar, Y., + , T-C Feb 96* 165-173
fault-tolerant routing strategy in hypercube multicomputers. *Ge-Ming Chiu, + , T-C Feb 96* 143-155
hybrid switching, anal. and implement. *Shin, K.G., + , T-C Jun 96* 684-692
mesh connected computers, fixed and reconfigurable buses. *Rajasekaran, S., T-C May 96* 529-539
Learning control systems
graph partitioning, learning automata. *Oommen, B.J., + , T-C Feb 96* 195-208
Learning systems
bidirectional associative memory, optimal lin. associative memory basis. *Zheng-Ou Wang, T-C Oct 96* 1171-1179
Learning systems; cf. Learning control systems; Neural networks
Linear algebra; cf. Matrices
Logic arrays
convergent tree ccts., testability. *Blanton, R.D., + , T-C Aug 96* 950-963
correction to "Berger check prediction for array multipliers and array dividers" (Jul 93 892-896). *Lo, J.-C., + , T-C Mar 96* 383
iter. logic arrays, 2D, detect. of multiple faults. *Schlag, M., + , T-C Jun 96* 741-746
min. vertex covers for row/column allocation in self-repairable arrays. *Smith, M.D., + , T-C Jan 96* 109-115
Logic circuit design; cf. Logic design
Logic circuit fault diagnosis
delay fault testability ccts. synthesis. *Chakravarty, S., T-C Aug 96* 985-991
Logic circuit fault diagnosis; cf. Combinational logic circuit fault diagnosis; Logic circuit testing
Logic circuit fault tolerance
totally self-checking ccts., probabilistic measure. *Jien-Chung Lo, + , T-C Apr 96* 450-460
Logic circuit fault tolerance; cf. Sequential logic circuit fault tolerance
Logic circuits
hyperneural network, model for test generation in digital ccts. *Suresh Rai, + , T-C Jan 96* 115-121
Logic circuits; cf. Asynchronous logic circuits; Combinational logic circuits; Current mode logic; Logic arrays; Multivalued logic circuits; Sequential logic circuits; Threshold logic circuits
Logic circuit testing
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
Borden codes, self-testing translator, threshold ccts. *Piestrak, S.J., T-C Apr 96* 461-469
counting two-state transit.-tour seqs. *Saxena, N.R., + , T-C Nov 96* 1337-1342
Generalized Reed-Muller forms, tool, detect symms. *Chien-Chung Tsai, + , T-C Jan 96* 33-40
generation of high quality tests for robustly untestable path delay faults. *Cheng, K.-T., + , T-C Dec 96* 1379-1392
hyperneural network, model for test generation in digital ccts. *Suresh Rai, + , T-C Jan 96* 115-121
LFSR-generated seqs., lin. dependency. *Rajski, J., + , T-C Oct 96* 1212-1216
on-line (concurrent) checkers for BIST. *Gupta, S.K., + , T-C Jan 96* 63-73
pseudo-exhaustive test patterns, arith. additive generators. *Gupta, S., + , T-C Aug 96* 939-949
sweeping line approach, interconnect testing. *Salinas, J., + , T-C Aug 96* 917-929
totally self-checking ccts., probabilistic measure. *Jien-Chung Lo, + , T-C Apr 96* 450-460
weighted random pattern testing, evaluating/optimizing wts. *Majumdar, A., T-C Aug 96* 904-916
Logic circuit testing; cf. Combinational logic circuit testing; Sequential logic circuit testing
Logic design
AND-XOR canonical networks synthesis, genetic algm. *Chattopadhyay, S.*+ , *T-C Apr 96* 487-490
fast OFDD-based minimization of fixed polarity Reed-Muller expressions. *Drechsler, R., + , T-C Nov 96* 1294-1299
phased logic, supporting sync. design paradigm, delay-insensitive circuitry. *Linder, D.H., + , T-C Sep 96* 1031-1044
rapid injection of transient hardware errors, verification of fault tolerance. *Yount, C.R., + , T-C Aug 96* 881-891
stat. carry lookahead adders. *De Gloria, A., + , T-C Mar 96* 340-347
sync. multiple bus systs., realization of interconnection fns. *Kulasinghe, P., + , T-C Aug 96* 964-969
Logic design; cf. Logic partitioning
Logic functions; cf. Boolean functions
Logic partitioning
min-cut partitioning on underlying tree and graph struct. *Tragoudas, S., T-C Apr 96* 470-474

M

Magnetic disk recording
clustered RAID with mapping, nearly random permutation based modeling. *Merchant, A.*, + , *T-C Mar 96* 367-373
RAID archits., perform. eval. *Shenze Chen*, + , *T-C Oct 96* 1116-1130
Magnetic recording; cf. Magnetic disk recording
Many valued logic; cf. Multivalued logic circuits
Markov processes
optimal retry time in multiple-module computing systs. *Chao-Ju Hou*, + , *T-C Mar 96* 374-379
performability anal. *Nabli, H.*, + , *T-C Apr 96* 491-494
Mathematical programming; cf. Nonlinear programming
Mathematics; cf. Optimization methods
Matrices
algm.-based fault location and recovery for matrix computations on multiprocessor systs. *Roy-Chowdhury, A.*, + , *T-C Nov 96* 1239-1247
algm. based fault tolerant synthesis for lin. operations. *Jan-Lung Sung*, + , *T-C Apr 96* 425-438
multiphase complete exchange, theoretical anal. *Bokhari, S.H., T-C Feb 96* 220-229
SEC/AUED, single error correcting/all unidirectional error detecting codes. *Katti, R., T-C Feb 96* 244-246
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A.*, + , *T-C Jun 96* 757-762
Matrices; cf. Matrix decomposition/factorization; Matrix multiplication
Matrix decomposition/factorization
mantissa preserving, algm. based fault tolerance for matrices. *Dutt, S.*, + , *T-C Apr 96* 408-424
Matrix multiplication
mantissa preserving, algm. based fault tolerance for matrices. *Dutt, S.*, + , *T-C Apr 96* 408-424
Memories
duplex/triplex memory reliab. *Vaidya, N.H., T-C Apr 96* 503-507
Memories; cf. Associative memories; Buffer memories; Cache memories; Parallel memories; Random access memories; Read only memories; Semiconductor memories
Memory fault diagnosis
cellular automata based byte error correcting code, CAA decoder. *Sasidhar, K.*, + , *T-C Sep 96* 1003-1016
mask ROM BIST, aliasing error. *Iwasaki, K.*, + , *T-C Mar 96* 270-277
transparent BIST for RAMs. *Nicolaidis, M., T-C Oct 96* 1141-1156
Memory fault diagnosis; cf. Memory testing
Memory fault tolerance
clustered RAID with mapping, nearly random permutation based modeling. *Merchant, A.*, + , *T-C Mar 96* 367-373
duplex/triplex memory reliab. *Vaidya, N.H., T-C Apr 96* 503-507
high-speed memory systs., SbEC-DED codes. *Sihai Xiao*, + , *T-C Apr 96* 508-511
min. vertex covers for row/column allocation in self-repairable arrays. *Smith, M.D.*, + , *T-C Jan 96* 109-115
program behavior, effect on fault observability. *Bowen, N.S.*, + , *T-C Aug 96* 868-880
Memory hierarchies
anal. model for designing memory hierarchies. *Jacob, B.L.*, + , *T-C Oct 96* 1180-1194
duplex/triplex memory reliab. *Vaidya, N.H., T-C Apr 96* 503-507
high-speed memory systs., SbEC-DED codes. *Sihai Xiao*, + , *T-C Apr 96* 508-511
lin. time heuristic algms. for reconfiguration of memory arrays. *Low, C.P.*, + , *T-C May 96* 614-618
mean memory delay time for archit. tech. trade-offs. *Chung-Ho Chen*, + , *T-C Oct 96* 1089-1100
modified TRAM archit. *Rai, S.*, + , *T-C Aug 96* 969-974
RAID archits., perform. eval. *Shenze Chen*, + , *T-C Oct 96* 1116-1130
Memory management
Address Resolution Buffer, dyn. reordering of memory refs. *Franklin, M.*, + , *T-C May 96* 552-571
anal. model for designing memory hierarchies. *Jacob, B.L.*, + , *T-C Oct 96* 1180-1194
clustered RAID with mapping, nearly random permutation based modeling. *Merchant, A.*, + , *T-C Mar 96* 367-373
high perform. memory allocator for obj.-oriented systs. *Chang, J.M.*, + , *T-C Mar 96* 357-366
optimal data scheduling for uniform multidimensional appls. *Wang, Q.*, + , *T-C Dec 96* 1439-1444
RAID archits., perform. eval. *Shenze Chen*, + , *T-C Oct 96* 1116-1130
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A.*, + , *T-C Jun 96* 757-762
Memory management; cf. Memory protocols
Memory protocols
archit. for tolerating proc. failures in shared-memory multiprocessors. *Banatre, M.*, + , *T-C Oct 96* 1101-1115
Memory sharing; cf. Shared memory systems
Memory testing
counting two-state transit.-tour seqs. *Saxena, N.R.*, + , *T-C Nov 96* 1337-1342
mask ROM BIST, aliasing error. *Iwasaki, K.*, + , *T-C Mar 96* 270-277
Microcomputers; cf. Microprocessors
Microprocessors
Intel Pentium Microprocessor division bug. *Blum, M.*, + , *T-C Apr 96* 385-393
variable speed proc., control mechanism. *Merchant, A.*, + , *T-C Jul 96* 793-801
MIN; cf. Multistage interconnection networks
Minimization methods
AND-XOR canonical networks synthesis, genetic algm. *Chattopadhyay, S.*, + , *T-C Apr 96* 487-490
fast OFDD-based minimization of fixed polarity Reed-Muller expressions. *Drechsler, R.*, + , *T-C Nov 96* 1294-1299
generalized partially-mixed-polarity Reed-Muller expansion. *Haomin Wu*, + , *T-C Sep 96* 1084-1088
Modeling
weighted Z spectrum, parallel algm., math. model estim. *Corinthios, M.J., T-C May 96* 513-528
Modeling; cf. Simulation
Modular computer systems
optimal instruction-retry policy for TMR controller computers. *Kim, H.*, + , *T-C Nov 96* 1217-1225
optimal retry time in multiple-module computing systs. *Chao-Ju Hou*, + , *T-C Mar 96* 374-379
sequencing tasks to minimize effects of near-coincident faults in TMR controller computers. *Kim, H.*, + , *T-C Nov 96* 1331-1337
MOS digital integrated circuits; cf. CMOS digital integrated circuits
MOS integrated circuits; cf. CMOS integrated circuits
Multiaccess communication
dyn. prioritized conflict resoln. *Martel, C.U.*, + , *T-C Sep 96* 1074-1079
parallel access, multiaccess frame buffer archit. *Bin Wei, T-C Jul 96* 862
Multiaccess communication; cf. Access protocols
Multidimensional signal processing
optimal data scheduling for uniform multidimensional appls. *Wang, Q.*, + , *T-C Dec 96* 1439-1444
Multilevel systems; cf. Hierarchical systems
Multiplication
correction to "Berger check prediction for array multipliers and array dividers" (Jul 93 892-896). *Lo, J.-C.*, + , *T-C Mar 96* 383
GF(2^m) multiplicatiоn/division , dual basis. *Fenn, S.T.J.*, + , *T-C Mar 96* 319-327
hardware starting approx. method and its appl. to sq. root operation. *Schwarz, E.M.*, + , *T-C Dec 96* 1356-1369
Intel Pentium Microprocessor division bug. *Blum, M.*, + , *T-C Apr 96* 385-393
parallel finite field multiplier archit. based on composite fields. *Paar, C., T-C Jul 96* 856-861
Multiplication; cf. Matrix multiplication
Multiplying circuits
carry-save multiplication schemes without final addit. *Ciminiera, L.*, + , *T-C Sep 96* 1050-1055
fast parallel multipliers, speed optimized partial product reduction/generation. *Oklobdzija, V.G.*, + , *T-C Mar 96* 294-306
high-speed area-efficient multiplier design, multiple-valued current-mode ccts. *Parhami, B.*, + , *T-C May 96* 637-639
iter. logic arrays, 2D, detect. of multiple faults. *Schlag, M.*, + , *T-C Jun 96* 741-746
Multiprocessing
adaptive syst.-level diagnosis for hypercube multiprocessors. *Chao Feng*, + , *T-C Oct 96* 1157-1170
algm.-based fault location and recovery for matrix computations on multiprocessor systs. *Roy-Chowdhury, A.*, + , *T-C Nov 96* 1239-1247
approx. agreement, hybrid fault models. *Azadmanesh, M.H.*, + , *T-C Apr 96* 439-449
diagnosability in regular topol.-based computer systs. *Somani, A.K.*, + , *T-C Aug 96* 892-903
fault-tolerant routing strategy in hypercube multicomputers. *Ge-Ming Chiu*, + , *T-C Feb 96* 143-155
iter. soln. of PDE, error-detect. parallel algm. *Roy-Chowdhury, A.*, + , *T-C Apr 96* 394-407
master-slave multiprocessor systs., scheduling model. *Sahni, S., T-C Oct 96* 1195-1199
prioritized multiple-bus multiprocessor syst., perform. model. *John, L.K.*, + , *T-C May 96* 580-588
strict time lower bound and optimal schedules for parallel prefix with resource constraints. *Wang, H.*, + , *T-C Nov 96* 1257-1271

+ Check author entry for coauthors

† Check author entry for subsequent corrections/comments

Multiprocessing; cf. Neural networks; Shared memory systems
Multiprocessor interconnection
DCC lin. congruential graphs, class of interconnection networks. *Opatrny, J., + , T-C Feb 96* 156-164
de Bruijn networks, routing/transmitting problems. *Zhen Liu, + , T-C Sep 96* 1056-1062
diagnosability in regular topol.-based computer systs. *Somani, A.K., + , T-C Aug 96* 892-903
diagonal meshes are isomorphic, twisted toroidal meshes. *Pearlmutter, B.A., T-C Jun 96* 766-767
distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks. *Gaughan, P.T., + , T-C Jun 96* 651-665
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
embedding arbitrary binary tree, star graph. *Bagherzadeh, N., + , T-C Apr 96* 475-481
extended cube connected cycles, interconnection, massively parallel systs. *Ayoubi, R.A., + , T-C May 96* 609-614
fast gossiping on mesh-bus computers. *Fujita, S., + , T-C Nov 96* 1326-1330
hybrid switching, anal. and implement. *Shin, K.G., + , T-C Jun 96* 684-692
leveled networks, bufferless routing of variable length messages. *Bhatt, S.N., + , T-C Jun 96* 714-729
mesh connected computers, fixed and reconfigurable buses. *Rajasekaran, S., T-C May 96* 529-539
modified TRAM archit. *Rai, S., + , T-C Aug 96* 969-974
parallel computers, wormhole routing algms. theory. *Felperin, S., + , T-C Jun 96* 704-713
request resubmission in blocking, cct.-switched, interconnection network. *Dietrich, P., + , T-C Nov 96* 1282-1293
self-routing permutation network. *Wang-Jiunn Cheng, + , T-C May 96* 630-636
star networks embedded, hypercubes. *Bettayeb, S., + , T-C Feb 96* 186-194
sync. multiple bus systs., realization of interconnection fns. *Kulasinghe, P., + , T-C Aug 96* 964-969
transposition networks, class of fault tolerant robust networks. *Latifi, S., + , T-C Feb 96* 230-238
WICI, efficient hybrid routing scheme for scalable and hierarchical networks. *Park, H., + , T-C Nov 96* 1272-1281
Multiprocessor interconnection; cf. Hypercubes; Multistage interconnection networks
Multistage interconnection networks
efficient fault location for globally controlled and comparison-based multistage interconnection networks. *Bernard, E.G., T-C Dec 96* 1420-1425
k-extra-stage cube-type networks, optimally routing LC permutations. *Qing Hu, + , T-C Jan 96* 97-103
load-distributing fault-tolerant network, design and perform. *Sang Bang Choi, + , T-C May 96* 540-551
off-line permutation packet routing on 2D meshes based on multistage routing method. *Symvonis, A., + , T-C May 96* 619-625
reconfigurable pipelines, harvest rate. *Weiping Shi, + , T-C Oct 96* 1200-1203
reliab. anal. of multistage interconnection networks. *Mohapatra, P., + , T-C May 96* 600-606
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A., + , T-C Jun 96* 757-762
Multivalued logic circuits
delay fault testability ccts. synthesis. *Chakravarty, S., T-C Aug 96* 985-991
high-speed area-efficient multiplier design, multiple-valued current-mode ccts. *Parhami, B., + , T-C May 96* 637-639

N

Network reliability; cf. Computer network reliability
Networks; cf. Multiprocessor interconnection; Neural networks
Network testing
efficient fault location for globally controlled and comparison-based multistage interconnection networks. *Bernard, E.G., T-C Dec 96* 1420-1425
Neural networks
fault-tolerant design of neural networks for solving optim. problems. *Tohma, Y., + , T-C Dec 96* 1450-1455
hyperneural network, model for test generation in digital ccts. *Suresh Rai, + , T-C Jan 96* 115-121
sigmoid generators for neural computing, piecewise approxs. *Ming Zhang, + , T-C Sep 96* 1045-1049
Neural networks; cf. Self-organizing feature maps
Noise; cf. Circuit noise
Nonlinear equations; cf. Polynomials
Nonlinear programming
convergence props. of optim. algms. for SAT problem. *Jun Gu, + , T-C Feb 96* 209-219
Numerical analysis; cf. Approximation methods; Convergence of numerical methods; Iterative methods

O

Object oriented programming
high perform. memory allocator for obj.-oriented systs. *Chang, J.M., + , T-C Mar 96* 357-366
Operating systems
optimal retry time in multiple-module computing systs. *Chao-Ju Hou, + , T-C Mar 96* 374-379
Operations research
test generation, dyn. probe points in high observability testing environ. *Choy, O.C.-S., + , T-C Jan 96* 88-96
Optimal control; cf. Bang-bang control
Optimization methods
convergence props. of optim. algms. for SAT problem. *Jun Gu, + , T-C Feb 96* 209-219
dist. constrained scheduling, appls., real time systs. *Ching-Chih Han, + , T-C Jul 96* 814-826
fault-tolerant design of neural networks for solving optim. problems. *Tohma, Y., + , T-C Dec 96* 1450-1455
k-extra-stage cube-type networks, optimally routing LC permutations. *Qing Hu, + , T-C Jan 96* 97-103
strict time lower bound and optimal schedules for parallel prefix with resource constraints. *Wang, H., + , T-C Nov 96* 1257-1271
Optimization methods; cf. Circuit optimization; Genetic algorithms; Minimization methods; Simulated annealing

P

Packaging; cf. Integrated circuit packaging
Packet switching
conflict sense routing protocol, perform. for hypercubes. *Varvarigos, E.A., + , T-C Jun 96* 693-703
fast gossiping on mesh-bus computers. *Fujita, S., + , T-C Nov 96* 1326-1330
load-distributing fault-tolerant network, design and perform. *Sang Bang Choi, + , T-C May 96* 540-551
off-line permutation packet routing on 2D meshes based on multistage routing method. *Symvonis, A., + , T-C May 96* 619-625
routing strategies for fast networks. *Atar, Y., + , T-C Feb 96* 165-173
Parallel algorithms
affine depend. algm. uniformization. *Weijia Shang, + , T-C Jul 96* 827-840
composite field based parallel finite field multiplier archit. *Paar, C., T-C Jul 96* 856-861
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
error anal. based tolerance computation for algm. based checks. *Chowdhury, A.-R., + , T-C Feb 96* 238-243
fault-tolerant routing strategy in hypercube multicomputers. *Ge-Ming Chiu, + , T-C Feb 96* 143-155
fault-tolerant tree commun. scheme for hypercube systs. *Yuh-Rong Leu, + , T-C Jun 96* 641-650
iter. soln. of PDE, error-detect. parallel algm. *Roy-Chowdhury, A., + , T-C Apr 96* 394-407
master-slave multiprocessor systs., scheduling model. *Sahni, S., T-C Oct 96* 1195-1199
mesh connected computers, fixed and reconfigurable buses. *Rajasekaran, S., T-C May 96* 529-539
off-line permutation packet routing on 2D meshes based on multistage routing method. *Symvonis, A., + , T-C May 96* 619-625
residue arith. error correction scheme. *Katti, R.S., T-C Jan 96* 13-19
weighted Z spectrum, parallel algm., math. model estim. *Corinthios, M.J., T-C May 96* 513-528
wormhole routing algms. theory. *Felperin, S., + , T-C Jun 96* 704-713
Parallel architectures
augmented binary hypercube archit. for proc. mgt. *Lalgudi, H., + , T-C Aug 96* 980-984
composite field based parallel finite field multiplier archit. *Paar, C., T-C Jul 96* 856-861
differential CORDIC algm., const. scale-factor redundant implement. without correcting iters. *Dawid, H., + , T-C Mar 96* 307-318
extended cube connected cycles, interconnection, massively parallel systs. *Ayoubi, R.A., + , T-C May 96* 609-614
hierarchical execution, speed up pipeline interlock in mainframe computers. *Shintani, Y., + , T-C May 96* 589-599
load-distributing fault-tolerant network, design and perform. *Sang Bang Choi, + , T-C May 96* 540-551
modified TRAM archit. *Rai, S., + , T-C Aug 96* 969-974

sigmoid generators for neural computing, piecewise approxs. *Ming Zhang, + , T-C Sep 96* 1045-1049
wormhole routing algms. theory. *Felperin, S., + , T-C Jun 96* 704-713

Parallel machines
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
master-slave multiprocessor systs., scheduling model. *Sahni, S., T-C Oct 96* 1195-1199

Parallel memories
multiaccess frame buffer archit., parallel access. *Bin Wei, T-C Jul 96* 862
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A., + , T-C Jun 96* 757-762

Parallel processing
request resubmission in blocking, cct.-switched, interconnection network. *Dietrich, P., + , T-C Nov 96* 1282-1293
SIMD systs., arbitrary data patterns, memory and network contention minimization. *Al-Mouhamed, M.A., + , T-C Jun 96* 757-762
stochastic tasks, static assignment, majorization. *Nicol, D.M., + , T-C Jun 96* 730-740
superscalar proc., exploitation of instruction-level parallelism for conjug. register file scheme. *Meng-Chou Chang, + , T-C Mar 96* 278-293

Parallel processing; cf. Multiprocessing; Pipeline processing

Parallel processor interconnection; cf. Multiprocessor interconnection

Parallel programming
affine depend. algm. uniformization. *Weijia Shang, + , T-C Jul 96* 827-840
multiaccess frame buffer archit., parallel access. *Bin Wei, T-C Jul 96* 862

Parallel programming; cf. Parallel algorithms

Partial differential equations
iter. soln. of PDE, error-detect. parallel algm. *Roy-Chowdhury, A., + , T-C Apr 96* 394-407

Partial differential equations; cf. Laplace equations

Periodic structures; cf. Arrays

Phase distortion; cf. Delay effects

Piecewise polynomial approximation
sigmoid generators for neural computing, piecewise approxs. *Ming Zhang, + , T-C Sep 96* 1045-1049

Pipeline arithmetic
high throughput adders. *Dadda, L., + , T-C Mar 96* 348-356

Pipeline processing
hierarchical execution, speed up pipeline interlock in mainframe computers. *Shintani, Y., + , T-C May 96* 589-599
reconfigurable pipelines, harvest rate. *Weiping Shi, + , T-C Oct 96* 1200-1203

Poles and zeros
weighted Z spectrum, parallel algm., math. model estim. *Corinthios, M.J., T-C May 96* 513-528

Polynomial approximation; cf. Piecewise polynomial approximation

Polynomials
1D lin. hybrid cellular automata, GF(q). *Cattell, K., + , T-C Jul 96* 782-792
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
LFSR-generated seqs., lin. dependency. *Rajski, J., + , T-C Oct 96* 1212-1216
parallel finite field multiplier archit. based on composite fields. *Paar, C., T-C Jul 96* 856-861
periodic and intermediate boundary 90/150 cellular automata. *Nandi, S., + , T-C Jan 96* 1-12

Privacy; cf. Cryptography

Probability
LFSR-generated seqs., lin. dependency. *Rajski, J., + , T-C Oct 96* 1212-1216
parallel computers, wormhole routing algms. theory. *Felperin, S., + , T-C Jun 96* 704-713
totally self-checking ccts., probabilistic measure. *Jien-Chung Lo, + , T-C Apr 96* 450-460

Programming; cf. Object oriented programming

Protocols
distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks. *Gaughan, P.T., + , T-C Jun 96* 651-665

Protocols; cf. Access protocols; Memory protocols; Transport protocols

Q

Queuing analysis
execution time anal. of communicating tasks in distributed systs. *Jong Kim, + , T-C May 96* 572-579

R

Radiation effects; cf. Alpha-particle radiation effects; Integrated circuit radiation effects

RAM; cf. Random access memories

Random access communication; cf. Multiaccess communication

Random access memories
lin. time heuristic algms. for reconfiguration of memory arrays. *Low, C.P., + , T-C May 96* 614-618
modified TRAM archit. *Rai, S., + , T-C Aug 96* 969-974
transparent BIST for RAMs. *Nicolaidis, M., T-C Oct 96* 1141-1156

Read only memories
mask ROM BIST, aliasing error. *Iwasaki, K., + , T-C Mar 96* 270-277

Real time systems
dist. constrained scheduling, appls., real time systs. *Ching-Chih Han, + , T-C Jul 96* 814-826
online scheduling policies for class of IRIS real time tasks. *Dey, J.K., + , T-C Jul 96* 802-813
optimal instruction-retry policy for TMR controller computers. *Kim, H., + , T-C Nov 96* 1217-1225

Reconfigurable architectures
efficient determ. of max. incomplete subcubes in hypercubes with faults. *Tzeng, N.-F., + , T-C Nov 96* 1303-1308
harvest rate of reconfigurable pipelines. *Weiping Shi, + , T-C Oct 96* 1200-1203
lin. time heuristic algms. for reconfiguration of memory arrays. *Low, C.P., + , T-C May 96* 614-618
mesh connected computers, fixed and reconfigurable buses. *Rajasekaran, S., T-C May 96* 529-539

Recording; cf. Memories

Redundancy
min. vertex covers for row/column allocation in self-repairable arrays. *Smith, M.D., + , T-C Jan 96* 109-115
sync. seq. ccts., removing redundancies. *Pomeranz, I., + , T-C Jan 96* 20-32

Redundant number systems
carry-save multiplication schemes without final addit. *Ciminiera, L., + , T-C Sep 96* 1050-1055
differential CORDIC algm., const. scale factor redundant implement. without correcting iters. *Dawid, H., + , T-C Mar 96* 307-318
residue arith. error correction scheme. *Katti, R.S., T-C Jan 96* 13-19

Redundant systems
clustered RAID with mapping, nearly random permutation based modeling. *Merchant, A., + , T-C Mar 96* 367-373
optimal instruction-retry policy for TMR controller computers. *Kim, H., + , T-C Nov 96* 1217-1225
sequencing tasks to minimize effects of near-coincident faults in TMR controller computers. *Kim, H., + , T-C Nov 96* 1331-1337

Reed-Muller codes
generalized partially-mixed-polarity Reed-Muller expansion. *Haomin Wu, + , T-C Sep 96* 1084-1088
Generalized Reed-Muller forms, tool, detect symms. *Chien-Chung Tsai, + , T-C Jan 96* 33-40

Reed-Solomon codes
cellular automata based byte error correcting code, CAA decoder. *Sasidhar, K., + , T-C Sep 96* 1003-1016

Reflection; cf. Scattering

Registers; cf. Shift registers

Relaxation methods; cf. Simulated annealing

Reliability; cf. Computer reliability; Redundant systems; Software reliability

Residue arithmetic
error correction scheme, residue arith. *Katti, R.S., T-C Jan 96* 13-19
fixed-coeff. inner product computation over finite rings. *Wrzyszcz, A., + , T-C Dec 96* 1345-1355

Resource management
algm. based fault tolerant synthesis for lin. operations. *Jan-Lung Sung, + , T-C Apr 96* 425-438
augmented binary hypercube archit. for proc. mgt. *Lalgudi, H., + , T-C Aug 96* 980-984
hypercube-connected multicomputers, load sharing in presence of node failures. *Yi-Chieh Chang, + , T-C Oct 96* 1203-1211
online scheduling policies for class of IRIS real time tasks. *Dey, J.K., + , T-C Jul 96* 802-813
reliab. anal. of multistage interconnection networks. *Mohapatra, P., + , T-C May 96* 600-606
routing strategies for fast networks. *Atar, Y., + , T-C Feb 96* 165-173

ROM; cf. Read only memories
Roots; cf. Poles and zeros
Routing; cf. Communication system routing

S

Scattering
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
Scheduling
Address Resolution Buffer, dyn. reordering of memory refs. *Franklin, M., + , T-C May 96* 552-571
affine depend. algm. uniformization. *Weijia Shang, + , T-C Jul 96* 827-840
augmented binary hypercube archit. for proc. mgt. *Lalgudi, H., + , T-C Aug 96* 980-984
dist. constrained scheduling, appls., real time systs. *Ching-Chih Han, + , T-C Jul 96* 814-826
execution time anal. of communicating tasks in distributed systs. *Jong Kim, + , T-C May 96* 572-579
leveled networks, bufferless routing of variable length messages. *Bhatt, S.N., + , T-C Jun 96* 714-729
master-slave multiprocessor systs., scheduling model. *Sahni, S., T-C Oct 96* 1195-1199
online scheduling policies for class of IRIS real time tasks. *Dey, J.K., + , T-C Jul 96* 802-813
optimal data scheduling for uniform multidimensional appls. *Wang, Q., + , T-C Dec 96* 1439-1444
RAID archits., perform. eval. *Shenze Chen, + , T-C Oct 96* 1116-1130
stochastic tasks, static assignment, majorization. *Nicol, D.M., + , T-C Jun 96* 730-740
strict time lower bound and optimal schedules for parallel prefix with resource constraints. *Wang, H., + , T-C Nov 96* 1257-1271
superscalar proc., exploitation of instruction-level parallelism for conjug. register file scheme. *Meng-Chou Chang, + , T-C Mar 96* 278-293
Search methods
ordered binary decision diags., variable ordering. *Bollig, B., + , T-C Sep 96* 993-1002
Search methods; cf. Genetic algorithms
Self-organizing feature maps
bidirectional associative memory, optimal lin. associative memory basis. *Zheng-Ou Wang, T-C Oct 96* 1171-1179
Self-testing
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
Borden codes, self-testing translator, threshold ccts. *Piestrak, S.J., T-C Apr 96* 461-469
efficient fault location for globally controlled and comparison-based multistage interconnection networks. *Bernard, E.G., T-C Dec 96* 1420-1425
Intel Pentium Microprocessor division bug. *Blum, M., + , T-C Apr 96* 385-393
LFSR-generated seqs., lin. dependency. *Rajski, J., + , T-C Oct 96* 1212-1216
mask ROM BIST, aliasing error. *Iwasaki, K., + , T-C Mar 96* 270-277
modified TRAM archit. *Rai, S., + , T-C Aug 96* 969-974
multiple-input signature registers, size reduction. *Savir, J., T-C Aug 96* 930-938
on-line (concurrent) checkers for BIST. *Gupta, S.K., + , T-C Jan 96* 63-73
prog. BIST space compactors. *Ivanov, A., + , T-C Dec 96* 1393-1404
pseudo-exhaustive test patterns, arith. additive generators. *Gupta, S., + , T-C Aug 96* 939-949
self-checking comparator, one periodic output. *Kundu, S., + , T-C Mar 96* 379-380
totally self-checking ccts., probabilistic measure. *Jien-Chung Lo, + , T-C Apr 96* 450-460
transparent BIST for RAMs. *Nicolaidis, M., T-C Oct 96* 1141-1156
use of counters for reproducing deterministic test sets. *Kagaris, D., + , T-C Dec 96* 1405-1419
weighted random pattern testing, evaluating/optimizing wts. *Majumdar, A., T-C Aug 96* 904-916
Semiconductor defects
wafer based testing optim. and test transparency, defect clustering effects. *Singh, A.D., + , T-C Jun 96* 753-757
Semiconductor device packaging; cf. Integrated circuit packaging
Semiconductor device radiation effects; cf. Integrated circuit radiation effects
Semiconductor device reliability; cf. Integrated circuit reliability
Semiconductor device testing; cf. Integrated circuit testing
Semiconductor device thermal factors; cf. Integrated circuit thermal factors
Semiconductor memories
cellular automata based byte error correcting code, CAA decoder. *Saxidhar, K., + , T-C Sep 96* 1003-1016
transparent BIST for RAMs. *Nicolaidis, M., T-C Oct 96* 1141-1156
Sequences
counting two-state transit.-tour seqs. *Saxena, N.R., + , T-C Nov 96* 1337-1342
Sequences; cf. Binary sequences
Sequential logic circuit fault diagnosis; cf. Sequential logic circuit testing
Sequential logic circuit fault tolerance
sync. seq. ccts., removing redundancies. *Pomeranz, I., + , T-C Jan 96* 20-32
Sequential logic circuits
nongroup cellular automata for testable finite state machine synthesis. *Chakraborty, S., + , T-C Jul 96* 769-781
Sequential logic circuit testing
multiple-seq. generator, inverted nonlin. autonomous machines. *Chung-Len Lee, + , T-C Sep 96* 1079-1083
nongroup cellular automata for testable finite state machine synthesis. *Chakraborty, S., + , T-C Jul 96* 769-781
retiming-based partial scan. *Kagaris, D., + , T-C Jan 96* 74-87
Set theory
DCC lin. congruential graphs, class of interconnection networks. *Opatrny, J., + , T-C Feb 96* 156-164
Shared memory systems
archit. for tolerating proc. failures in shared-memory multiprocessors. *Banatre, M., + , T-C Oct 96* 1101-1115
prioritized multiple-bus multiprocessor syst., perform. model. *John, L.K., + , T-C May 96* 580-588
Shift registers
BIST test pattern generators for two-pattern testing-theory and design algms. *Chih-Ang Chen, + , T-C Mar 96* 257-269
clock-controlled shift registers in keystream generators. *Golic, J.D., + , T-C Apr 96* 482-486
keystream generators, lin. models. *Golic, J.D., T-C Jan 96* 41-49
LFSR-generated seqs., lin. dependency. *Rajski, J., + , T-C Oct 96* 1212-1216
multiple-seq. generator, inverted nonlin. autonomous machines. *Chung-Len Lee, + , T-C Sep 96* 1079-1083
Signal analysis; cf. Spectral analysis
Signal generators
sigmoid generators for neural computing, piecewise approxs. *Ming Zhang, + , T-C Sep 96* 1045-1049
Signal processing
fixed-coeff. inner product computation over finite rings. *Wrzyszcz, A., + , T-C Dec 96* 1345-1355
Signal processing; cf. Decoding; Encoding; Multidimensional signal processing
Simulated annealing
ordered binary decision diags., variable ordering. *Bollig, B., + , T-C Sep 96* 993-1002
Simulation
gate-level simul. environ. for alpha-particle-induced transient faults. *Cha, H., + , T-C Nov 96* 1248-1256
Simulation; cf. Circuit simulation
Software design/development; cf. Parallel programming; Software verification and validation
Software fault tolerance
error anal. based tolerance computation for algm. based checks. *Chowdhury, A.-R., + , T-C Feb 96* 238-243
Software metrics
distributed systs., syst. effectiveness eval. params. *Kumar, A., + , T-C Jun 96* 746-752
Software performance
RAID archits., perform. eval. *Shenze Chen, + , T-C Oct 96* 1116-1130
Software performance; cf. Software metrics
Software quality; cf. Software verification and validation
Software reliability
Intel Pentium Microprocessor division bug. *Blum, M., + , T-C Apr 96* 385-393
Software reliability; cf. Software fault tolerance; Software verification and validation
Software reusability; cf. Object oriented programming
Software verification and validation
Intel Pentium Microprocessor division bug. *Blum, M., + , T-C Apr 96* 385-393
Sorting/merging
mesh connected computers, fixed and reconfigurable buses. *Rajasekaran, S., T-C May 96* 529-539
self-routing permutation network. *Wang-Jiunn Cheng, + , T-C May 96* 630-636
transposition networks, class of fault tolerant robust networks. *Latifi, S., + , T-C Feb 96* 230-238

Spectral analysis
weighted Z spectrum, parallel algm., math. model estim. *Corinthios, M.J., T-C May 96* 513-528
Spectral estimation; cf. Spectral analysis
Spectrum analysis; cf. Spectral analysis
Square-rooting
hardware starting approx. method and its appl. to sq. root operation. *Schwarz, E.M., + , T-C Dec 96* 1356-1369
Stochastic processes
parallel proc., stochastic tasks, static assignment, majorization. *Nicol, D.M., + , T-C Jun 96* 730-740
Stochastic processes; cf. Markov processes; Queuing analysis
Storage; cf. Memories
Subroutines; cf. Algorithms
Supervisory programs; cf. Operating systems
Switching functions
necessary and sufficient criterion for monotonicity of Boolean fns. with deterministic and stochastic appls. *Schneeweiss, W.G., T-C Nov 96* 1300-1302
Synchronization
approx. agreement, hybrid fault models. *Azadmanesh, M.H., + , T-C Apr 96* 439-449
new synchronizer design. *Walker, J., + , T-C Nov 96* 1308-1311
System software; cf. Operating systems

T

Telecommunication; cf. Communication systems
Temperature control
variable speed proc., control mechanism. *Merchant, A., + , T-C Jul 96* 793-801
Tessellation automata; cf. Cellular automata
Testing; cf. Automatic testing; Circuit testing; Computer testing; Logic circuit testing; Memory testing; Network testing
Thermal factors; cf. Integrated circuit thermal factors
Thermal variables control; cf. Temperature control
Threshold logic circuits
2-1 addit. and related arith. operations, threshold logic. *Vassiliadis, S., + , T-C Sep 96* 1062-1067
Borden codes, self-testing translator, threshold ccts. *Piestrak, S.J., T-C Apr 96* 461-469
Tightly coupled multiprocessors; cf. Shared memory systems
Time delay; cf. Delay effects
Time difference of arrival estimation; cf. Delay estimation
Time of arrival estimation; cf. Delay estimation
Timing
generation of high quality tests for robustly untestable path delay faults. *Cheng, K.-T., + , T-C Dec 96* 1379-1392
Tolerance analysis/assignment
error anal. based tolerance computation for algm. based checks. *Chowdhury, A.-R., + , T-C Feb 96* 238-243
Transient analysis
gate-level simul. environ. for alpha-particle-induced transient faults. *Cha, H., + , T-C Nov 96* 1248-1256
Transport protocols
conflict sense routing protocol, perform. for hypercubes. *Varvarigos, E.A., + , T-C Jun 96* 693-703
Trees (graphs)
edge disjoint spanning trees on star network for fault tolerance. *Fragopoulou, P., + , T-C Feb 96* 174-185
embedding arbitrary binary tree, star graph. *Bagherzadeh, N., + , T-C Apr 96* 475-481
min-cut partitioning on underlying tree and graph struct. *Tragoudas, S., . T-C Apr 96* 470-474
negation trees, unified approach, Boolean fn. complementation. *Yuke Wang, + , T-C May 96* 626-630
num. similarity and dissimilarity meas. between two trees. *Oommen, B.J., + , T-C Dec 96* 1426-1434

V

Very-large-scale integration
Borden codes, self-testing translator, threshold ccts. *Piestrak, S.J., T-C Apr 96* 461-469
cellular automata based byte error correcting code, CAA decoder. *Sasidhar, K., + , T-C Sep 96* 1003-1016
CORDIC algm. using backward angle recording. *Hu, Y.H., + , T-C Dec 96* 1370-1378
fan-out free ccts., multiple fault detect., min. single fault test set. *Lai, K., + , T-C Jun 96* 763-765
fast parallel multipliers, speed optimized partial product reduction/generation. *Oklobdzija, V.G., + , T-C Mar 96* 294-306
fixed-coeff. inner product computation over finite rings. *Wrzyszcz, A., + , T-C Dec 96* 1345-1355
generation of high quality tests for robustly untestable path delay faults. *Cheng, K.-T., + , T-C Dec 96* 1379-1392
min-cut partitioning on underlying tree and graph struct. *Tragoudas, S., T-C Apr 96* 470-474
self-routing permutation network. *Wang-Jiunn Cheng, + , T-C May 96* 630-636
SYNCERE self-recovering VLSI cct. synthesis syst. *Orailoglu, A., + , T-C Feb 96* 131-142
wafer based testing optim. and test transparency, defect clustering effects. *Singh, A.D., + , T-C Jun 96* 753-757
Virtual computers
syst. dependability eval. via fault list generation algm. *Smith, D.T., + , T-C Aug 96* 974-979
Visualization
locality as visualization tool. *Grimsrud, K., + , T-C Nov 96* 1319-1326
VLSI; cf. Very-large-scale integration

W

Waveform generators; cf. Signal generators
Wave scattering; cf. Scattering

Y

Yield optimization
wafer based testing optim. and test transparency, defect clustering effects. *Singh, A.D., + , T-C Jun 96* 753-757

Z

Zeros; cf. Poles and zeros

Surviving the Design of a 200 MHz RISC Microprocessor Lessons Learned

by Veljko Milutinovic

Describes the design of a 32-bit RISC, developed through the first DARPA's effort to create a 200 MHz processor on a VLSI chip. This book takes you through all phases of this project and covers all the theoretical and technical details necessary for the creation of the final architecture and design. The methodology includes the following elements: creation of a candidate architecture, comparative testing on the functional level, selection and final refinement of the best architecture, transformation from the architecture level to the design level, logical and timing testing of the design, and presentation for fabrication.

200 pages. 7" x 10" Hardcover. September 1996. ISBN 0-8186-7343-5.
Catalog # BP07343 — $30.00 Members / $35.00 List

Scheduling Divisible Loads in Parallel and Distributed Systems

by Veeravalli Bharadwaj, Debasish Ghose, Venkataraman Mani, and Thomas G. Robertazzi

Presents a novel methodology for load sharing problems that is based on a linear and continuous model, an approach that is extremely analytically tractable. The new methodology introduced here allows a close examination of issues involving the integration of communication and computation in network-based computing. In fact, what is presented is a new "calculus" for load-sharing problems. Relevant but easily understandable numerical examples and figures illustrate the important concepts.

312 pages. 7" x 10" Hardcover. August 1996. ISBN 0-8186-7521-7.
Catalog # BP07521 — $40.00 Members / $50.00 List

Debugging and Performance Tuning for Parallel Computing Systems

edited by Ann H. Hayes, Margaret L. Simmons, Jeffrey S. Brown, and Daniel A. Reed

To develop the best tools you need an understanding of the common programming idioms, the interactions of application code with the underlying hardware and software, and the key user interfaces for relating these interactions in intuitive ways. This book focuses on software tools for parallel computer systems, examines the technical and sociological problems facing the field, outlines research issues, and discusses technology transition remedies. The available research from developers of both debugging and performance analysis tools, application developers, and vendors let you learn from experience and frustrations in building and using tools on parallel systems.

416 pages. 7" x 10" Hardcover. July 1996. ISBN 0-8186-7412-1.
Catalog # BP07412 — $35.00 Members / $42.00 List

Mathematical Methods in Artificial Intelligence

by Edward A. Bender

Introduces you to the important mathematical foundations and tools in AI and describes their applications to the design of AI algorithms. The book presents an introductory AI course based on the most important mathematics applications while focusing on important topics that are proven useful in AI and involve the most broadly applicable mathematical methods. It explores AI from three different viewpoints: goals, methods or tools, and achievements and failures. Its goals of reasoning, planning, learning, or language understanding and use are centered around the expert system idea. A solutions diskette is available, please call for more information.

664 pages. 7" x 10" Hardcover. February 1996. ISBN 0-8186-7200-5.
Catalog # BP07200 — $45.00 Members / $55.00 List

Order Using the Secure Online Shopping Cart

Call toll-free:
+1-800-CS-BOOKS

Online Catalog:
www.computer.org/cspress

50 YEARS OF SERVICE
IEEE COMPUTER SOCIETY
1946-1996

10662 Los Vaqueros Circle
Los Alamitos, CA 90720-1264
Phone: +1-714-821-8380 • Fax: +1-714-821-4641
www.computer.org